index
:
drm-tip
drm-tip
maintainer-tools
rerere-cache
tip
DRM current development and nightly trees
danvet
summary
refs
log
tree
commit
diff
log msg
author
committer
range
path:
root
/
arch
/
arm
/
mach-meson
Age
Commit message (
Expand
)
Author
Files
Lines
2019-05-30
treewide: Replace GPLv2 boilerplate/reference with SPDX - rule 157
Thomas Gleixner
2
-22
/
+2
2019-05-21
treewide: Add SPDX license identifier - Makefile/Kconfig
Thomas Gleixner
2
-0
/
+2
2019-02-06
ARM: meson: remove COMMON_CLK_AMLOGIC selection
Jerome Brunet
1
-1
/
+0
2018-12-10
ARM: meson: select HAVE_ARM_TWD and ARM_GLOBAL_TIMER
Martin Blumenstingl
1
-0
/
+2
2018-05-23
ARM: meson: merge Kconfig symbol MACH_MESON8B into MACH_MESON8
Martin Blumenstingl
1
-8
/
+1
2018-05-10
ARM: meson: add support for the Meson8m2 SoCs
Martin Blumenstingl
2
-1
/
+2
2017-12-21
Merge tag 'amlogic-dt' of ssh://gitolite.kernel.org/pub/scm/linux/kernel/git/...
Arnd Bergmann
1
-0
/
+1
2017-12-11
ARM: meson: enable MESON_IRQ_GPIO also for MACH_MESON8
Martin Blumenstingl
1
-0
/
+1
2017-11-30
ARM: meson: fix spelling mistake: "Couln't" -> "Couldn't"
Colin Ian King
1
-1
/
+1
2017-10-29
ARM: meson: enable MESON_IRQ_GPIO in Kconfig for meson8b
Jerome Brunet
1
-0
/
+1
2017-10-29
ARM: meson: Add SMP bringup code for Meson8 and Meson8b
Martin Blumenstingl
3
-0
/
+442
2017-06-09
arm: meson: select the clock controller for Meson8
Martin Blumenstingl
1
-0
/
+1
2016-07-07
arm: meson: explicitly select clk drivers
Michael Turquette
1
-0
/
+3
2016-06-03
ARM: do away with ARCH_[WANT_OPTIONAL|REQUIRE]_GPIOLIB
Linus Walleij
1
-1
/
+1
2015-12-01
ARM: use "depends on" for SoC configs instead of "if" after prompt
Masahiro Yamada
1
-1
/
+2
2015-10-08
ARM: meson: Enable Meson8b SoCs
Carlo Caione
2
-0
/
+6
2015-03-02
ARM: meson: select PINCTRL_MESON and ARCH_REQUIRE_GPIOLIB
Beniamino Galvani
1
-0
/
+3
2014-11-18
ARM: meson: enable L2 cache
Beniamino Galvani
2
-0
/
+3
2014-11-18
ARM: meson: add meson8 support
Beniamino Galvani
2
-4
/
+9
2014-09-25
ARM: meson: add basic support for MesonX SoCs
Carlo Caione
3
-0
/
+41