summaryrefslogtreecommitdiff
path: root/arch/mips/kernel/traps.c
AgeCommit message (Expand)AuthorFilesLines
2010-08-05MIPS: Clean up notify_die() usage.David Daney1-10/+15
2010-08-05MIPS: Remove unused task_struct.trap_no field.David Daney1-1/+1
2010-08-05MIPS: kprobe: Add support.David Daney1-1/+21
2010-08-05MIPS: Provide more elevant interface cu2_notifier for CP2 extensions.Ralf Baechle1-6/+1
2010-07-05MIPS: Return after handling coprocessor 2 exceptionJesper Nilsson1-1/+1
2010-05-21Merge branch 'upstream' of git://ftp.linux-mips.org/pub/scm/upstream-linusLinus Torvalds1-1/+1
2010-05-21MIPS: Use set_cpus_allowed_ptrJulia Lawall1-1/+1
2010-05-20mips,kgdb: kdb low level trap catch and stack traceJason Wessel1-0/+13
2010-04-30MIPS: Use CKSEG1ADDR for uncached handlerSebastian Andrzej Siewior1-6/+1
2010-04-30MIPS: die() does not call die notifier chainYury Polyanskiy1-2/+7
2010-04-12MIPS: Calculate proper ebase value for 64-bit kernelsDavid Daney1-1/+1
2010-02-27MIPS: Deal with larger physical offsetsFlorian Fainelli1-8/+13
2010-02-27MIPS: Annotate set_except_vector with __initFlorian Fainelli1-1/+1
2010-02-10MIPS: Fixup of the r4k timerWu Zhangjin1-0/+1
2010-01-28MIPS: PowerTV: Fix support for timer interrupts with > 64 external IRQsDavid VomLehn1-2/+4
2009-12-17MIPS: Cleanup signal code initializationRalf Baechle1-76/+0
2009-12-17MIPS: Modularize COP2 handlingRalf Baechle1-15/+45
2009-09-17MIPS: Rewrite sysmips(MIPS_ATOMIC_SET, ...) in C with inline assemblerRalf Baechle1-3/+2
2009-06-17MIPS: Move Cavium CP0 hwrena impl bits to cpu-feature-overrides.hDavid Daney1-4/+0
2009-06-17MIPS: Allow CPU specific overriding of CP0 hwrena impl bits.David Daney1-1/+1
2009-03-30MIPS: Use BUG_ON() where possible.Ralf Baechle1-2/+1
2009-03-23MIPS: R2: Fix problem with code that incorrectly modifies ebase.Chris Dearman1-5/+7
2009-01-30MIPS: Read watch registers with interrupts disabled.David Daney1-1/+7
2009-01-30MIPS: R2: Fix broken installation of cache error handler.Ralf Baechle1-2/+6
2009-01-11MIPS: For Cavium OCTEON set hwrena and lazily restore CP2 state.David Daney1-0/+21
2008-10-30MIPS: Switch FPU emulator trap to BREAK instruction.Ralf Baechle1-0/+16
2008-10-30MIPS: Consider value of c0_ebase when computing value of exception base.David Daney1-4/+9
2008-10-11MIPS: Watch exception handling for HARDWARE_WATCHPOINTS.David Daney1-5/+19
2008-10-03[MIPS] SMTC: Fix holes in SMTC and FPU affinity support.Kevin D. Kissell1-2/+4
2008-09-21[MIPS] Fix potential latency problem due to non-atomic cpu_wait.Atsushi Nemoto1-6/+16
2008-09-05[MIPS] Fix WARNING: at kernel/smp.c:290Thomas Bogendoerfer1-5/+7
2008-09-05[MIPS] Fix data bus error recoveryThomas Bogendoerfer1-2/+4
2008-07-30[MIPS] kgdb: add arch support for the kernel's kgdb coreJason Wessel1-0/+21
2008-07-15[MIPS] Replace use of print_symbol with new %sP pointer format.Ralf Baechle1-4/+4
2008-07-15[MIPS] Remove board_watchpoint_handlerDavid Daney1-6/+0
2008-06-05[MIPS] Fix check for valid stack pointer during backtraceThomas Bogendoerfer1-7/+9
2008-04-28[MIPS] Fix handling of trap and breakpoint instructionsRalf Baechle1-52/+37
2008-04-28[MIPS] Add support for MIPS CMP platform.Ralf Baechle1-12/+99
2008-04-28[MIPS] Add noulri kernel argument to disable "rdhwr $29" usermode support.Chris Dearman1-1/+12
2008-03-12[MIPS] Fix loads of section missmatchesRalf Baechle1-3/+4
2008-03-12[MIPS] Added missing cases for rdhwr emulationChris Dearman1-6/+25
2007-12-14[MIPS] Ensure that ST0_FR is never set on a 32 bit kernelChris Dearman1-3/+3
2007-11-15[MIPS] Fix shadow register support.Ralf Baechle1-65/+3
2007-10-19Use helpers to obtain task pid in printks (arch code)Alexey Dobriyan1-1/+1
2007-10-18[MIPS] time: Move R4000 clockevent device code to separate configurable fileRalf Baechle1-0/+11
2007-10-17[MIPS] SYNC emulation for MIPS I processorsMaciej W. Rozycki1-78/+86
2007-10-16[MIPS] IP22: Fix warning.Ralf Baechle1-6/+15
2007-10-11[MIPS] Make facility to convert CPU types to strings generally available.Ralf Baechle1-1/+2
2007-10-11[MIPS] Fix "no space between function name and open parenthesis" warnings.Ralf Baechle1-13/+13
2007-10-11[MIPS] Allow hardwiring of the CPU type to a single type for optimization.Ralf Baechle1-3/+3
generated by cgit v1.2.3 (git 2.39.1) at 2024-12-07 23:45:00 +0000