summaryrefslogtreecommitdiff
path: root/arch/mips/include/asm/mach-cavium-octeon/cpu-feature-overrides.h
AgeCommit message (Expand)AuthorFilesLines
2012-10-11MIPS: Hardwire detection of DSP ASE Rev 2 for systems, as required.Ralf Baechle1-0/+1
2012-09-13MIPS: Replace 'kernel_uses_smartmips_rixi' with 'cpu_has_rixi'.Steven J. Hill1-1/+1
2011-09-24MIPS: Octeon: Enable C0_UserLocal probing.David Daney1-1/+0
2010-10-29MIPS: Octeon: Enable Read Inhibit / eXecute Inhibit on Octeon II.David Daney1-1/+1
2010-10-29MIPS: Octeon: Adjust top of DMA32 zone.David Daney1-0/+6
2010-08-05MIPS: Octeon: Implement delays with cycle counter.David Daney1-11/+0
2010-08-05MIPS: Octeon: Define ARCH_HAS_USABLE_BUILTIN_POPCOUNT for OCTEON.David Daney1-0/+8
2010-02-27MIPS: Enable Read Inhibit/eXecute Inhibit for Octeon+ CPUsDavid Daney1-0/+3
2009-09-17MIPS: Octeon: Set kernel_uses_llsc to false on non-SMP builds.David Daney1-4/+8
2009-06-17MIPS: Move Cavium CP0 hwrena impl bits to cpu-feature-overrides.hDavid Daney1-0/+1
2009-06-17MIPS: Remove execution hazard barriers for Octeon.David Daney1-0/+1
2009-01-11MIPS: Add Cavium OCTEON processor support files to arch/mips/cavium-octeon.David Daney1-0/+78