summaryrefslogtreecommitdiff
diff options
context:
space:
mode:
authorRussell King <rmk+kernel@arm.linux.org.uk>2015-04-04 21:36:35 +0100
committerRussell King <rmk+kernel@arm.linux.org.uk>2015-06-01 23:48:41 +0100
commit4419496884ed16fdeb122782d41f5ad38f8923cc (patch)
treea1d209bffbe3317c0c5a63f21e86fc4802df4275
parent17e7bf86690eaad4906d2295f0bd171cc194633b (diff)
ARM: proc-v7: clean up MIDR access
We already have the main ID register available in r9, there's no need to refetch it. Use the saved value. Signed-off-by: Russell King <rmk+kernel@arm.linux.org.uk>
-rw-r--r--arch/arm/mm/proc-v7.S9
1 files changed, 4 insertions, 5 deletions
diff --git a/arch/arm/mm/proc-v7.S b/arch/arm/mm/proc-v7.S
index 48031ee36e4c..19c1c8b7c3bb 100644
--- a/arch/arm/mm/proc-v7.S
+++ b/arch/arm/mm/proc-v7.S
@@ -409,14 +409,13 @@ __v7_setup:
bl v7_flush_dcache_louis
ldmia r12, {r0-r5, r7, r9, r11, lr}
- mrc p15, 0, r0, c0, c0, 0 @ read main ID register
- and r10, r0, #0xff000000 @ ARM?
+ and r10, r9, #0xff000000 @ ARM?
teq r10, #0x41000000
bne __errata_finish
- and r3, r0, #0x00f00000 @ variant
- and r6, r0, #0x0000000f @ revision
+ and r3, r9, #0x00f00000 @ variant
+ and r6, r9, #0x0000000f @ revision
orr r6, r6, r3, lsr #20-4 @ combine variant and revision
- ubfx r0, r0, #4, #12 @ primary part number
+ ubfx r0, r9, #4, #12 @ primary part number
/* Cortex-A8 Errata */
ldr r10, =0x00000c08 @ Cortex-A8 primary part number