summaryrefslogtreecommitdiff
path: root/drivers/pinctrl/aspeed
AgeCommit message (Expand)AuthorFilesLines
2017-01-26pinctrl: aspeed: g4: Fix mux configuration for GPIOs AA[4-7], AB[0-7]Andrew Jeffery1-16/+16
2016-12-28pinctrl: aspeed: Fix kerneldoc return descriptionsAndrew Jeffery1-6/+6
2016-12-28pinctrl: aspeed-g5: Add mux configuration for all pinsAndrew Jeffery2-4/+1475
2016-12-27pinctrl: aspeed-g4: Add mux configuration for all pinsAndrew Jeffery1-13/+1084
2016-12-27pinctrl: aspeed: Read and write bits in LPC and GFX controllersAndrew Jeffery4-88/+171
2016-11-07pinctrl-aspeed-g5: Never set SCU90[6]Andrew Jeffery1-1/+1
2016-10-18pinctrl: aspeed-g5: Fix pin association of SPI1 functionAndrew Jeffery1-8/+78
2016-10-18pinctrl: aspeed-g5: Fix GPIOE1 typoAndrew Jeffery1-1/+1
2016-10-18pinctrl: aspeed-g5: Fix names of GPID2 pinsAndrew Jeffery1-6/+6
2016-10-18pinctrl: aspeed: "Not enabled" is a significant mux stateAndrew Jeffery1-5/+7
2016-09-13pinctrl: aspeed: fix regmap error handlingArnd Bergmann1-3/+3
2016-09-07pinctrl: Add pinctrl-aspeed-g5 driverAndrew Jeffery3-0/+817
2016-09-07pinctrl: Add pinctrl-aspeed-g4 driverAndrew Jeffery3-0/+1240
2016-09-07pinctrl: Add core support for Aspeed SoCsAndrew Jeffery4-0/+1079