index
:
drm-intel
core-for-ci
drm-intel-fixes
drm-intel-gt-next
drm-intel-gt-next-backup
drm-intel-next
drm-intel-next-fixes
drm-intel-next-queued
drm-intel-testing
for-linux-next
for-linux-next-fixes
for-linux-next-gt
i915-orig
main
maintainer-tools
topic/core-for-CI
topic/drm-intel-gem-next
topic/thunderbolt-next
Linux driver for Intel graphics
UNKNOWN
summary
refs
log
tree
commit
diff
log msg
author
committer
range
path:
root
/
arch
/
riscv
/
mm
/
Makefile
Age
Commit message (
Expand
)
Author
Files
Lines
2020-07-30
riscv: Allow building with kcov coverage
Tobias Klauser
1
-0
/
+2
2020-03-26
riscv: Add support to dump the kernel page tables
Zong Li
1
-0
/
+1
2020-03-26
riscv: add ARCH_HAS_SET_MEMORY support
Zong Li
1
-1
/
+1
2020-01-23
riscv: mm: add support for CONFIG_DEBUG_VIRTUAL
Zong Li
1
-0
/
+2
2020-01-22
riscv: Add KASAN support
Nick Hu
1
-0
/
+6
2019-12-20
riscv: move sifive_l2_cache.c to drivers/soc
Christoph Hellwig
1
-1
/
+0
2019-11-28
Merge tag 'ioremap-5.5' of git://git.infradead.org/users/hch/ioremap
Linus Torvalds
1
-1
/
+1
2019-11-17
riscv: add nommu support
Christoph Hellwig
1
-2
/
+1
2019-11-11
riscv: use the generic ioremap code
Christoph Hellwig
1
-1
/
+0
2019-09-05
riscv: move the TLB flush logic out of line
Christoph Hellwig
1
-0
/
+3
2019-07-03
riscv: Introduce huge page support for 32/64bit kernel
Alexandre Ghiti
1
-0
/
+2
2019-05-21
treewide: Add SPDX license identifier - Makefile/Kconfig
Thomas Gleixner
1
-0
/
+1
2019-05-16
RISC-V: sifive_l2_cache: Add L2 cache controller driver for SiFive SoCs
Yash Shah
1
-0
/
+1
2019-05-16
riscv: move switch_mm to its own file
Gary Guo
1
-0
/
+1
2019-03-26
RISC-V: Always compile mm/init.c with cmodel=medany and notrace
Anup Patel
1
-0
/
+6
2017-11-30
RISC-V: Flush I$ when making a dirty page executable
Andrew Waterman
1
-0
/
+1
2017-09-26
RISC-V: Build Infrastructure
Palmer Dabbelt
1
-0
/
+4