index
:
~vadimg/llvm
master
r600-wip-sched
si_sched
vadimg's llvm repository
UNKNOWN
summary
refs
log
tree
commit
diff
log msg
author
committer
range
Age
Commit message (
Expand
)
Author
Files
Lines
2012-12-29
R600: initial scheduler code
r600-wip-sched
Vadim Girlin
6
-12
/
+344
2012-12-27
R600: expand TXD/TXD_SHADOW after scheduler/regalloc
Vadim Girlin
3
-53
/
+28
2012-12-27
R600: mask dst write for TEX_SET_GRADIENTS_x
Vadim Girlin
1
-5
/
+14
2012-12-27
R600: improve inputs/interpolation handling
Vadim Girlin
12
-263
/
+131
2012-12-27
R600: rework handling of the constants
Vadim Girlin
10
-99
/
+195
2012-12-27
R600: fix literals inlining (v2)
Vadim Girlin
1
-2
/
+0
2012-12-27
R600: add SHADOWCUBE_ARRAY to TEX_SHADOW pattern
Vadim Girlin
1
-1
/
+1
2012-12-27
R600: fix S/UINT_TO_FP conversion for vectors
Vadim Girlin
1
-2
/
+2
2012-12-21
R600: Coding style - remove empty spaces from the beginning of functions
Tom Stellard
3
-35
/
+0
2012-12-21
R600: Fix MAX_UINT definition
Vadim Girlin
1
-1
/
+1
2012-12-21
R600: Add SHADOWCUBE to TEX_SHADOW pattern
Vadim Girlin
1
-1
/
+1
2012-12-21
R600: Expand vec4 INT <-> FP conversions
tstellar
2
-0
/
+56
2012-12-14
R600: Remove unecessary VREG alignment.
Christian König
1
-6
/
+6
2012-12-14
R600: control flow optimization
Christian König
1
-0
/
+49
2012-12-14
R600: New control flow for SI v2
Christian König
13
-384
/
+1498
2012-12-14
R600: enable S_*N2_* instructions
Christian König
1
-4
/
+4
2012-12-14
R600: BB operand support for SI
Christian König
4
-4
/
+27
2012-12-14
R600: remove nonsense setPrefLoopAlignment
Christian König
1
-1
/
+0
2012-12-11
R600: Add an intrinsic to handle stream outputs.
Vincent Lejeune
6
-0
/
+102
2012-12-11
R600: Add a field for Export node (compMask) and factorise code handling stor...
Vincent Lejeune
2
-42
/
+58
2012-12-11
R600: Split Word0 and Word1 in Export instruction
Vincent Lejeune
3
-49
/
+60
2012-12-11
AMDGPU/SI: Only allow selecting VGPRs with V_CNDMASK_B32.
Michel Dänzer
1
-4
/
+4
2012-12-11
AMDGPU: Match fdiv for SI.
Michel Dänzer
1
-0
/
+5
2012-12-11
R600: Add support for i8 and i16 function arguments
Tom Stellard
5
-15
/
+92
2012-12-11
R600: Improve assembly output for VTX instructions
Tom Stellard
4
-7
/
+13
2012-12-11
AMDGPU: Promote floating-point load/store to integer load/store
Tom Stellard
4
-60
/
+37
2012-12-11
LegalizeDAG: Allow promotion of scalar loads
Tom Stellard
1
-3
/
+2
2012-12-11
LegalizeDAG: Allow type promotion for scalar stores
Tom Stellard
1
-3
/
+4
2012-12-11
R600: Convert global store address to dword offset during isel
Tom Stellard
7
-14
/
+46
2012-12-05
R600: Fix use iterator in custom select of ISD::Constant
Tom Stellard
1
-2
/
+3
2012-12-05
AMDGPU: add a pattern for min/max
Tom Stellard
6
-8
/
+79
2012-12-05
AMDGPU: replace int_AMDGPU_rcp by fdiv (1.0, x) in RECIP pattern
Vincent Lejeune
3
-4
/
+4
2012-12-05
AMDGPU: Match AMDGPU.cube intrinsic for SI.
Michel Dänzer
1
-0
/
+21
2012-12-05
AMDGPU: Doxygen fixes
Tom Stellard
72
-517
/
+572
2012-12-05
AMDGPU: Various coding style fixes
Tom Stellard
46
-518
/
+452
2012-11-29
R600: Fold immediates into ALU instructions when possible v2
Tom Stellard
9
-6
/
+153
2012-11-29
AMDGPU: Remove or document commented out code
Tom Stellard
4
-92
/
+13
2012-11-29
AMDGPU: Fix 4-space indentation
Tom Stellard
3
-73
/
+73
2012-11-29
AMDGPU: Remove unused macros v2
Tom Stellard
6
-100
/
+19
2012-11-29
AMDGPU: Coding style - put braces on same line as function headers
Tom Stellard
27
-458
/
+229
2012-11-29
AMDGPU: Simplify SI control flow lowering
Christian König
1
-41
/
+38
2012-11-29
AMDGPU: Fix S_*_SAVEEXEC_B64 defines
Christian König
1
-2
/
+8
2012-11-29
R600: rename if/break operator to improve readability
Vincent Lejeune
4
-61
/
+29
2012-11-29
R600: do not use magic number for resourceId
Vincent Lejeune
4
-53
/
+60
2012-11-29
R600: add fsqrt pattern for r600/r700
Vincent Lejeune
1
-0
/
+3
2012-11-29
R600: Valid pixel mode and EOP were inverted in export
Vincent Lejeune
1
-2
/
+2
2012-11-29
SI: Use IMAGE_SAMPLE_L for the SI.sample.lod intrinsic.
Michel Dänzer
1
-2
/
+2
2012-11-16
AMDGPU: Fix name of SI control flow lowering source file.
Michel Dänzer
1
-1
/
+1
2012-11-16
AMDGPU: Don't allow using SI SGPRs 102 and 103 directly.
Michel Dänzer
1
-2
/
+2
2012-11-16
AMDGPU: Fix string concatenation in AMDGPUInstPrinter::printRel().
Michel Dänzer
1
-1
/
+1
[next]