summaryrefslogtreecommitdiff
AgeCommit message (Expand)AuthorFilesLines
2013-02-13XXX: Indirect fixessched-fixesTom Stellard1-5/+9
2013-02-12R600: initial scheduler codeVadim Girlin4-4/+601
2013-02-12R600: Add AR_X to the R600_TReg_X register class.Tom Stellard1-1/+1
2013-02-12R600: Mark all members of the TRegMem register class as reservedTom Stellard1-0/+6
2013-02-12R600: Fix scheduler crash caused by invalid MachinePointerInfoTom Stellard1-1/+1
2013-02-11R600: Clean up datalayout strings so they better match hardware capabilitiesTom Stellard2-12/+23
2013-02-11R600: Add support for 128-bit parametersTom Stellard3-0/+23
2013-02-08R600: Dump the function name when TargetLowering::LowerCall() failststellar1-0/+5
2013-02-07Add llvm.ceil, llvm.trunc, llvm.rint, llvm.nearbyint intrinsics.Craig Topper2-0/+24
2013-02-06R600: rework flow creation in the structurizer v2Christian König1-177/+195
2013-02-06R600: fix loop analyses in the structurizerChristian König1-113/+183
2013-02-06R600: fix PHI value adding in the structurizerChristian König1-65/+81
2013-02-06R600/SI: cleanup VGPR encodingChristian König5-178/+16
2013-02-06R600/SI: Handle VGPR64 destination in copyPhysReg().Michel Dänzer1-1/+9
2013-02-06R600/SI: Add pattern for mul.Michel Dänzer1-0/+4
2013-02-06R600/SI: simplify and fix SMRD encodingChristian König6-154/+70
2013-02-06R600/SI: add proper 64bit immediate support v2Christian König3-12/+18
2013-02-06R600/SI: Add pattern for flog2.Michel Dänzer1-1/+3
2013-02-06R600: Fix 64-bit definesTom Stellard1-2/+2
2013-02-06R600: Add an explicit default processorTom Stellard1-0/+1
2013-02-04Tablegen: Revert change that added check for SubRegIndex limitTom Stellard1-5/+2
2013-02-04R600/SI: Use proper instructions for array/shadow samplers.Michel Dänzer2-4/+54
2013-02-04R600/SI: Make sample intrinsic address parameter type overloaded.Michel Dänzer3-22/+38
2013-02-04R600/SI: Add basic support for more integer vector types.Michel Dänzer5-11/+110
2013-02-04R600: Consolidate sub register indices.Michel Dänzer8-93/+73
2013-02-04R600: Add support for SET*_DX10 instructionsTom Stellard5-44/+281
2013-02-04R600: Add tests for unsupported condition codes.Tom Stellard1-0/+83
2013-02-01R600: Fix assembly name for SETGT_INTTom Stellard2-2/+2
2013-01-29R600: Support for indirect addressing v3Tom Stellard31-76/+1129
2013-01-28R600: Fold remaining CONST_COPY after expand pseudo instVincent Lejeune2-12/+160
2013-01-28R600: improve inputs/interpolation handlingVadim Girlin10-252/+124
2013-01-28R600: Add tests for instruction predicatesTom Stellard1-0/+100
2013-01-28R600: Emit function name in the AsmPrinterTom Stellard5-2/+18
2013-01-28R600/SI: Add patterns for fcos and fsin.Michel Dänzer1-0/+10
2013-01-28R600: Fold clamp, neg, absVincent Lejeune2-5/+49
2013-01-28R600: Consider bitcast when folding const_address node.Vincent Lejeune2-0/+11
2013-01-28R600: Make store_dummy intrinsic more general by passing export typeVincent Lejeune2-4/+9
2013-01-18R600: add a llvm.R600.store.swizzle intrinsicsVincent Lejeune3-2/+31
2013-01-18R600: simplify stream outputs intrinsicVincent Lejeune5-47/+13
2013-01-18R600: rework handling of the constantsVadim Girlin16-104/+483
2013-01-18R600: Add a CONST_ADDRESS node to model constant buf readVincent Lejeune3-1/+12
2013-01-18R600: Factorise VTX_WORD0 and VTX_WORD1 in tblgen defVincent Lejeune1-45/+65
2013-01-16R600/SI: Use unnormalized coordinates for sampling with the RECT target.push-jan16Michel Dänzer2-0/+13
2013-01-16R600/SI: Take target parameter for sample intrinsics.Michel Dänzer2-4/+4
2013-01-16R600/SI: Derive all sample intrinsics from a single class.Michel Dänzer1-3/+5
2013-01-08R600: Proper insert S_WAITCNT instructionsChristian König7-32/+378
2013-01-08R600: Optimize and cleanup KILL on SIChristian König4-71/+96
2013-01-04AMDGPU: Rename backend to R600Tom Stellard109-39/+51
2013-01-02DAGCombiner: Avoid generating illegal vector INT_TO_FP nodeststellar4-7/+42
2013-01-02Merge LLVM 3.2 branchTom Stellard190-1855/+6365
generated by cgit v1.2.3 (git 2.39.1) at 2024-06-09 06:55:40 +0000