summaryrefslogtreecommitdiff
AgeCommit message (Expand)AuthorFilesLines
2014-07-31drm/i915: Drop create_vm argument to i915_gem_create_contextctx-cleanupDaniel Vetter1-6/+5
2014-07-31drm/i915: Only track real ppgtt for a contextDaniel Vetter5-29/+19
2014-07-31drm/i915: Initialize the aliasing ppgtt as part of global gttDaniel Vetter2-18/+26
2014-07-31drm/i915: Allow i915_gem_setup_global_gtt to failDaniel Vetter3-9/+18
2014-07-31drm/i915: Add proper prefix to obj_to_ggttDaniel Vetter2-6/+7
2014-07-31drm/i915: Only refcount ppgtt if it actually is oneDaniel Vetter3-3/+13
2014-07-31drm/i915: Track file_priv, not ctx in the ppgtt structureDaniel Vetter4-23/+28
2014-07-31drm/i915: Move i915_gem_chipset_flush to where it belongsDaniel Vetter3-7/+8
2014-07-31drm/i915: Some cleanups for the ppgtt lifetime handlingDaniel Vetter5-43/+33
2014-07-31drm/i915: vma/ppgtt lifetime rulesMichel Thierry4-20/+18
2014-07-31drm/i915: Align intel_dsi*.c files a bitDaniel Vetter3-17/+17
2014-07-31drm/i915: Add support for Video Burst Mode for MIPI DSIShobhit Kumar5-17/+57
2014-07-31drm/i915: Add correct hw/sw config check for DSI encoderShobhit Kumar4-1/+106
2014-07-31drm/i915: Refactor Broadwell PIPE_CONTROL emission into a helper.Kenneth Graunke1-15/+22
2014-07-31drm/i915: factor out intel_edp_panel_vdd_sanitizeImre Deak2-17/+44
2014-07-30drm/i915: Clarify CHV swing margin/deemph bitsVille Syrjälä3-6/+10
2014-07-30drm/i915: Call intel_{dp, hdmi}_prepare for chvVille Syrjälä2-0/+4
2014-07-30drm/i915: Split chv_update_pll() apartVille Syrjälä1-11/+19
2014-07-30drm/i915: Leave DPLL ref clocks onVille Syrjälä1-1/+1
2014-07-30drm/i915: Disable cdclk changes for chv until Punit is readyVille Syrjälä1-0/+8
2014-07-30drm/i915: Add cdclk change support for chvVille Syrjälä2-2/+52
2014-07-30d rm/i915: freeze display before the interrupts and GTPaulo Zanoni1-1/+1
2014-07-30drm/i915: Make ddi_clock_gate() HSW/BDW specificDaniel Vetter1-3/+9
2014-07-30drm/i915: Split the CDCLK retrieval per-platformDamien Lespiau1-17/+38
2014-07-30drm/i915: Make intel_ddi_calculate_wrpll() HSW/BDW specificDamien Lespiau1-7/+8
2014-07-30drm/i915: Split the BDW/HSW specific shared pll selectionDamien Lespiau1-16/+23
2014-07-30drm/i915: Fix stale comment for intel_ddi_pll_select()Damien Lespiau1-4/+5
2014-07-30drm/i915: Restrict hsw_dp_set_ddi_pll_sel() to HSW/BDWDamien Lespiau1-1/+1
2014-07-30drm/i915: Extract the HSW/BDW shared dpll init codeDamien Lespiau1-3/+9
2014-07-30drm/i915: Extract the HSW DDI selection code into its own functionDamien Lespiau1-10/+17
2014-07-30drm/i915: Add a space to the shared DPLL debug messageDamien Lespiau1-1/+1
2014-07-30drm/i915: Specify when the PLL hw state fields are validDamien Lespiau1-0/+3
2014-07-30drm/i915: Add DP training pattern 3 for CHVVille Syrjälä2-4/+16
2014-07-30drm/i915: Split a few long debug printsVille Syrjälä1-2/+4
2014-07-30drm/i915: wait for all DSI FIFOs to be emptyShobhit Kumar3-0/+25
2014-07-30drm/i915: Fix read back of plane stride registerRafael Barbalho1-2/+2
2014-07-30drm/i915: Add chv port D TX wellsVille Syrjälä2-0/+27
2014-07-30work around warning in i915_gem_gttPavel Machek1-5/+6
2014-07-30drm/i915: Add chv port B and C TX wellsVille Syrjälä1-0/+30
2014-07-30drm/i915: Add per-pipe power wells for chvVille Syrjälä2-0/+138
2014-07-30drm/i915: Add disp2d power well for chvVille Syrjälä1-0/+8
2014-07-30drm/i915: Kill intel_reset_dpio()Ville Syrjälä1-31/+0
2014-07-30drm/i915: Add chv cmnlane power wellsVille Syrjälä2-0/+90
2014-07-30drm/i915: Add chv_power_wells[]Ville Syrjälä1-0/+11
2014-07-29drm/i915: Kill intel_crtc->vbl_waitVille Syrjälä4-11/+3
2014-07-29drm: Add drm_crtc_vblank_waitqueue()Ville Syrjälä2-0/+12
2014-07-29drm/i915: Update DRIVER_DATE to 20140725Daniel Vetter1-1/+1
2014-07-29Merge remote-tracking branch 'airlied/drm-next' into drm-intel-nextDaniel Vetter155-1218/+6469
2014-07-25drm/i915/userptr: Keep spin_lock/unlock in the same blockChris Wilson1-9/+8
2014-07-24drm/i915: Allow overlapping userptr objectsChris Wilson1-36/+106
generated by cgit v1.2.3 (git 2.39.1) at 2024-06-08 03:40:08 +0000