blob: d6e86b39054baf7230f89155a6c28bcaecf2b8d9 (
plain)
1
2
3
4
5
6
7
8
9
10
11
12
13
14
15
16
17
18
19
20
21
22
23
24
25
26
27
28
29
30
|
#ifndef _INTEL_H
#define _INTEL_H
extern void decode_Intel_caches (struct cpudata *cpu, int output);
extern void show_Intel_caches(struct cpudata *cpu);
extern void decode_Intel_machine_check(int cpunum, int family);
extern void dump_p4_MSRs(struct cpudata *cpu);
extern void dump_p6_MSRs(struct cpudata *cpu);
extern void dump_performance_MSRs(struct cpudata *cpu);
extern void dump_thermal_MSRs(struct cpudata *cpu);
extern void dump_IDA_MSRs(struct cpudata *cpu);
extern void decode_microcode(struct cpudata *cpu);
extern void Identify_Intel_family6pentium(struct cpudata *cpu);
extern void Identify_Intel_family6core(struct cpudata *cpu);
extern void Identify_Intel_family15(struct cpudata *cpu);
#define MSR_IA32_PLATFORM_ID 0x17
#define MSR_IA32_UCODE_REV 0x8b
#define MSR_IA32_PERF_STATUS 0x198
#define MSR_IA32_PERF_CTL 0x199
#define MSR_IA32_THERM_CONTROL 0x19a
#define MSR_IA32_THERM_STATUS 0x19c
#define MSR_PM_THERM2_CTL 0x19d
#define MSR_IA32_MISC_ENABLE 0x1a0
#define MSR_IA32_ENERGY_PERF_BIAS 0x1b0
#endif /* _INTEL_H */
|