summaryrefslogtreecommitdiff
path: root/backend
AgeCommit message (Expand)AuthorFilesLines
2015-01-29SKL: fix skl LD fail.HEADmasterYang Rong4-13/+66
2015-01-29SKL: enable skl device.Yang Rong3-1/+14
2015-01-29GBE: Only add non-zero offset in gep lowering pass.Ruiling Song1-8/+10
2015-01-29libocl: using mad() to implement dot()Ruiling Song1-3/+3
2015-01-29libocl: refine implementation of abs_diff()Ruiling Song1-23/+5
2015-01-29libocl: Refine char/short abs() implementation.Ruiling Song3-8/+7
2015-01-28Fix bug for scalar long conversion.Junyan He1-6/+2
2015-01-28Correct the wrong type annotation for long in disasm.Junyan He1-2/+2
2015-01-28check the predication in case of endless loop.Luo1-0/+5
2015-01-28Add the logic for pack/unpack long for scalar.Junyan He1-35/+59
2015-01-28Fix the long bitcast post schedule bug.Junyan He1-2/+2
2015-01-28libocl: reimplement clz with lzd instruction instead of fbh.Luo Xionghu4-66/+85
2015-01-28reimplement the LZD instruction in backend.Luo Xionghu1-2/+35
2015-01-26GBE: add GEN_TYPE_HF to getTypeSize.Zhigang Gong1-0/+1
2015-01-23Add the check for src and dst span different registers.Junyan He1-0/+41
2015-01-22GBE: fix popcount bugs.Zhigang Gong4-10/+18
2015-01-21Add the missing LOAD_INT64_IMM virtual function for GEN8.Junyan He2-0/+5
2015-01-21GBE: fix an ACC register related instruction scheduling bugZhigang Gong3-2/+18
2015-01-20Add the logic for UPSAMPLE_LONGJunyan He1-0/+10
2015-01-20Modify the bitcast to support native longJunyan He1-18/+70
2015-01-20Add PackLong and UnpackLong functionsJunyan He7-0/+51
2015-01-20Modify the cmp and sel for I64 and cleanup all virtual functions.Junyan He4-8/+58
2015-01-20Overlaod I64 Div and Rem function.Junyan He4-12/+66
2015-01-20Overload the I64MADSAT function.Junyan He4-16/+176
2015-01-20Overload I64RHADD function.Junyan He4-12/+91
2015-01-20Overload the I64HADD function.Junyan He4-12/+83
2015-01-20Overload the i64MULHI function.Junyan He4-16/+142
2015-01-20Overload I64MUL function.Junyan He4-10/+58
2015-01-20Modify the fake dst register for CMP in register allocation.Junyan He1-1/+4
2015-01-20Modify the convert logic in gen selection.Junyan He2-31/+171
2015-01-20Overload all the simple binary functions.Junyan He4-12/+41
2015-01-20Overload all the alu1 and alu1withtemp functions.Junyan He3-2/+24
2015-01-20Add the canHandleLong virtual function into gen encoderJunyan He4-4/+21
2015-01-20Overload the READ64 and WRITE64 function for Gen8Junyan He4-28/+134
2015-01-20Add functions for conversion between native and fake long.Junyan He2-0/+61
2015-01-20Disasm supports to print long imm value in instruction.Junyan He1-0/+13
2015-01-20Modify the load IMM 64 function.Junyan He4-5/+5
2015-01-20Add long support flag into gen selectionJunyan He1-2/+12
2015-01-20Add the u64 imm type in registerJunyan He1-0/+7
2015-01-20Modify the split logic in encoderJunyan He1-11/+58
2015-01-20Add the long unpacked ud uw into the instruction schedule considerationJunyan He2-3/+12
2015-01-20Add unpacked ud and unpacked uw for long type.Junyan He1-7/+41
2015-01-20Add long imm value in gen8 instruction.Junyan He2-5/+11
2015-01-20Add long type support for disasm.Junyan He1-4/+8
2015-01-20Import the native long type of ul1 ul8 and ul16Junyan He1-0/+51
2015-01-16fix the wrong implementation of popcount.Luo Xionghu2-7/+4
2015-01-16fix llvm.trunc.float instruction bug.Luo1-3/+1
2015-01-15add llvm intrinsic call translate.Luo2-4/+228
2015-01-15add LZD IR instruction.Luo Xionghu6-1/+16
2015-01-13Fix the printf buffer size bug.Junyan He5-12/+17