summaryrefslogtreecommitdiff
path: root/reference/xonotic-gl2/xonotic-glx-gl2-25.asm
blob: 293acc02a8f052693bd68617057cbc84528f89f4 (plain)
1
2
3
4
5
6
7
8
9
10
11
12
13
14
15
16
17
18
19
20
21
22
23
24
25
26
27
28
29
30
31
32
33
34
35
36
37
38
39
40
41
42
43
44
45
46
47
48
49
50
51
52
53
54
55
56
57
58
59
60
61
62
63
64
65
66
67
68
69
70
71
72
73
74
75
76
77
78
79
80
81
82
83
84
85
86
87
88
89
90
91
92
93
94
95
96
97
98
99
100
101
102
103
104
105
106
107
; options:
; VERT: new compiler
@in(r2.w)	in0
@in(r3.x)	in1
@in(r3.y)	in2
@in(r3.z)	in3
@in(r3.w)	in4
@in(r4.x)	in5
@in(r4.y)	in6
@in(r4.z)	in7
@in(r0.x)	in8
@in(r0.y)	in9
@in(r0.z)	in10
@in(r0.w)	in12
@in(r1.x)	in13
@in(r1.y)	in14
@in(r1.z)	in16
@in(r1.w)	in17
@in(r2.x)	in18
@out(r0.x)	out0
@out(r0.y)	out1
@out(r0.z)	out2
@out(r0.w)	out3
@out(r1.x)	out4
@out(r1.y)	out5
@out(r1.z)	out6
@out(r1.w)	out7
@out(r2.x)	out8
@out(r2.y)	out9
@out(r2.z)	out10
@out(r2.w)	out11
(sy)(ss)mul.f r1.z, c4.x, r1.z
mul.f r0.w, c4.x, r0.w
mad.f32 r1.z, c4.y, r1.w, r1.z
mad.f32 r0.w, c4.y, r1.x, r0.w
mul.f r0.x, c4.x, r0.x
mul.f r1.x, c5.y, r3.w
mov.f32f32 r1.z, r1.z
mov.f32f32 r0.w, r0.w
mad.f32 r1.z, c4.z, r2.x, r1.z
mad.f32 r0.w, c4.z, r1.y, r0.w
mad.f32 r0.x, c4.y, r0.y, r0.x
mad.f32 r0.y, c6.y, r4.x, r1.x
mov.f32f32 r1.x, r1.z
mov.f32f32 r0.w, r0.w
mov.f32f32 r0.x, r0.x
mad.f32 r0.y, c7.y, r4.y, r0.y
mov.f32f32 r1.x, r1.x
mov.f32f32 r0.w, r0.w
mad.f32 r0.x, c4.z, r0.z, r0.x
mad.f32 r0.y, c8.y, r4.z, r0.y
mov.f32f32 r0.z, r1.x
mov.f32f32 r0.w, r0.w
(rpt1)nop
mov.f32f32 r2.z, r0.z
mov.f32f32 r2.y, r0.w
mov.f32f32 r0.x, r0.x
mov.f32f32 r0.y, r0.y
mul.f r0.z, c5.x, r3.w
mul.f r0.w, c0.w, r2.w
mov.f32f32 r0.x, r0.x
mov.f32f32 r0.y, r0.y
mad.f32 r0.z, c6.x, r4.x, r0.z
mad.f32 r0.w, c1.w, r3.x, r0.w
mov.f32f32 r2.x, r0.x
mov.f32f32 r1.y, r0.y
mad.f32 r0.x, c7.x, r4.y, r0.z
mad.f32 r0.y, c2.w, r3.y, r0.w
mad.f32 r0.x, c8.x, r4.z, r0.x
mad.f32 r0.y, c3.w, r3.z, r0.y
mul.f r0.z, c0.z, r2.w
mul.f r1.x, c0.y, r2.w
mov.f32f32 r0.x, r0.x
mov.f32f32 r0.w, r0.y
mad.f32 r0.y, c1.z, r3.x, r0.z
mad.f32 r0.z, c1.y, r3.x, r1.x
mov.f32f32 r0.x, r0.x
mad.f32 r0.y, c2.z, r3.y, r0.y
mad.f32 r0.z, c2.y, r3.y, r0.z
mul.f r1.z, c0.x, r2.w
mov.f32f32 r1.x, r0.x
mad.f32 r0.x, c3.z, r3.z, r0.y
mad.f32 r0.y, c3.y, r3.z, r0.z
mad.f32 r1.z, c1.x, r3.x, r1.z
mul.f r1.w, c5.w, r3.w
mov.f32f32 r0.z, r0.x
mov.f32f32 r0.y, r0.y
mad.f32 r0.x, c2.x, r3.y, r1.z
mad.f32 r1.z, c6.w, r4.x, r1.w
mad.f32 r0.x, c3.x, r3.z, r0.x
mad.f32 r1.z, c7.w, r4.y, r1.z
(rpt1)nop
mov.f32f32 r0.x, r0.x
mov.f32f32 r2.w, r1.z
mov.f32f32 r1.z, c9.x
mov.f32f32 r3.x, c9.x
(rpt1)nop
mov.f32f32 r1.w, r1.z
mov.f32f32 r1.z, r3.x
end
nop
nop
nop
; VERT: outputs: r0.x (0:0) r1.x (5:20) r2.x (5:21)
; VERT: inputs: r2.w (0:0,cm=f,il=8,b=0) r3.w (0:0,cm=f,il=12,b=0) r0.x (0:0,cm=7,il=16,b=0) r0.w (0:0,cm=7,il=20,b=0) r1.z (0:0,cm=7,il=24,b=0)
; VERT: 72 instructions, 0 half, 5 full