summaryrefslogtreecommitdiff
path: root/reference/stk-mines/stk-mines-37.asm
blob: 726bef53c150270e414457b4a75098d100dd61b1 (plain)
1
2
3
4
5
6
7
8
9
10
11
12
13
14
15
16
17
18
19
20
21
22
23
24
25
26
27
28
29
30
31
32
33
34
35
36
37
38
39
40
41
42
43
44
45
46
47
48
49
50
51
52
53
54
55
56
57
58
59
60
61
62
63
64
65
66
67
68
69
70
71
72
73
74
75
76
77
78
79
80
81
82
83
84
85
86
87
88
89
90
91
92
93
94
95
96
97
98
99
100
101
102
103
104
105
106
107
108
109
110
111
112
113
114
115
116
117
118
119
120
121
122
123
124
125
126
127
128
129
130
131
132
133
134
135
136
137
138
139
140
141
142
143
144
145
146
147
148
149
150
151
152
153
154
155
156
157
158
159
160
161
162
163
164
165
166
167
168
169
170
171
172
173
174
; options:
; VERT: new compiler
@in(r4.z)	in0
@in(r4.w)	in1
@in(r5.x)	in2
@in(r5.y)	in3
@in(r0.x)	in4
@in(r0.y)	in5
@in(r0.z)	in6
@in(r1.x)	in8
@in(r1.y)	in9
@in(r1.z)	in10
@in(r1.w)	in11
@out(r0.x)	out0
@out(r0.y)	out1
@out(r0.z)	out2
@out(r0.w)	out3
@out(r1.x)	out4
@out(r1.y)	out5
@out(r1.z)	out6
@out(r1.w)	out7
@out(r2.x)	out8
@out(r2.y)	out9
@out(r2.z)	out10
@out(r2.w)	out11
@out(r3.x)	out12
@out(r3.y)	out13
@out(r3.z)	out14
@out(r3.w)	out15
@out(r4.x)	out16
@out(r4.y)	out17
@out(r4.z)	out18
@out(r4.w)	out19
@const(c12.x)	0x00000000, 0x3f800000, 0x43000000, 0x00000000
(sy)(ss)mov.f32f32 r0.w, c1.x
mul.f r2.x, c8.x, r4.z
mov.f32f32 r2.y, c1.y
mov.f32f32 r2.z, c1.z
mul.f r2.w, r0.w, r0.x
mov.f32f32 r3.x, c2.x
mad.f32 r2.x, c9.x, r4.w, r2.x
mul.f r3.y, r0.w, r0.w
mad.f32 r2.x, c10.x, r5.x, r2.x
mad.f32 r2.w, r3.x, r0.y, r2.w
mov.f32f32 r3.x, c3.x
mad.f32 r2.x, c11.x, r5.y, r2.x
mad.f32 r3.y, r2.y, r2.y, r3.y
mul.f r3.z, r2.y, r0.x
mad.f32 r2.w, r3.x, r0.z, r2.w
mov.f32f32 r3.x, r2.x
mad.f32 r3.y, r2.z, r2.z, r3.y
mov.f32f32 r3.w, c2.y
mov.f32f32 r4.x, r2.w
mul.f r3.x, r3.x, r3.x
mul.f r4.y, c8.y, r4.z
mad.f32 r3.z, r3.w, r0.y, r3.z
mul.f r2.w, r2.w, r4.x
mov.f32f32 r3.w, c3.y
mad.f32 r4.y, c9.y, r4.w, r4.y
rsq r3.y, r3.y
(ss)mov.f32f32 r5.z, r3.y
mad.f32 r4.y, c10.y, r5.x, r4.y
mad.f32 r3.z, r3.w, r0.z, r3.z
mad.f32 r3.w, c11.y, r5.y, r4.y
mul.f r0.w, r0.w, r5.z
mul.f r2.y, r2.y, r5.z
mov.f32f32 r4.y, r3.z
mov.f32f32 r5.z, r3.w
mul.f r5.w, c0.x, r0.w
mov.f32f32 r0.w, r0.w
mad.f32 r2.w, r3.z, r4.y, r2.w
mul.f r0.x, r2.z, r0.x
mov.f32f32 r3.z, c2.z
mad.f32 r3.x, r3.w, r5.z, r3.x
mul.f r3.w, c8.z, r4.z
mad.f32 r5.w, c0.y, r2.y, r5.w
mad.f32 r0.x, r3.z, r0.y, r0.x
mov.f32f32 r0.y, c3.z
mad.f32 r3.z, c9.z, r4.w, r3.w
mul.f r2.z, r2.z, r3.y
(ss)mad.f32 r3.y, c10.z, r5.x, r3.z
mad.f32 r0.x, r0.y, r0.z, r0.x
mad.f32 r0.y, c11.z, r5.y, r3.y
mad.f32 r3.y, c0.z, r2.z, r5.w
mov.f32f32 r0.z, r2.y
mov.f32f32 r2.y, r0.x
mov.f32f32 r3.z, r0.y
mov.f32f32 r3.w, r3.y
mov.f32f32 r2.z, r2.z
mad.f32 r2.y, r2.y, r2.y, r2.w
mad.f32 r0.y, r0.y, r3.z, r3.x
mul.f r3.x, r3.w, r3.w
mul.f r2.w, c4.w, r4.z
mul.f r3.w, c4.z, r4.z
mul.f r5.w, c4.y, r4.z
mul.f r4.z, c4.x, r4.z
rsq r2.y, r2.y
(ss)mov.f32f32 r6.x, r2.y
rsq r0.y, r0.y
(ss)mov.f32f32 r6.y, r0.y
(ss)mul.f r0.y, r2.x, r0.y
mul.f r0.x, r0.x, r2.y
mul.f r2.x, r4.y, r6.x
mul.f r2.y, r5.z, r6.y
mul.f r4.x, r4.x, r6.x
absneg.f r4.y, (neg)r0.y
mov.f32f32 r0.y, r2.x
mov.f32f32 r5.z, r0.x
absneg.f r2.y, (neg)r2.y
mul.f r6.x, c0.x, r4.x
mov.f32f32 r4.x, r4.x
mul.f r6.z, r5.z, r0.z
mov.f32f32 r6.w, r2.y
mad.f32 r6.z, r0.y, r2.z, (neg)r6.z
mov.f32f32 r7.x, r4.y
mad.f32 r2.x, c0.y, r2.x, r6.x
mul.f r2.z, r4.x, r2.z
mul.f r6.x, c0.x, r6.z
mad.f32 r2.z, r5.z, r0.w, (neg)r2.z
mul.f r5.z, r7.x, r7.x
mad.f32 r0.x, c0.z, r0.x, r2.x
mad.f32 r2.x, r2.y, r6.w, r5.z
mad.f32 r2.y, c0.y, r2.z, r6.x
mul.f r0.y, r0.y, r0.w
mul.f r0.w, r3.z, r6.y
mad.f32 r0.y, r4.x, r0.z, (neg)r0.y
mov.f32f32 r0.z, r0.x
mad.f32 r2.z, c5.w, r4.w, r2.w
mad.f32 r2.w, c5.z, r4.w, r3.w
mad.f32 r0.y, c0.z, r0.y, r2.y
absneg.f r2.y, (neg)r0.w
mov.f32f32 r3.z, r0.z
mad.f32 r0.z, c6.w, r5.x, r2.z
mov.f32f32 r2.z, r0.y
mov.f32f32 r4.x, r2.y
mad.f32 r0.w, c7.w, r5.y, r0.z
mad.f32 r0.z, c6.z, r5.x, r2.w
mov.f32f32 r5.z, r2.z
mad.f32 r2.x, r2.y, r4.x, r2.x
mov.f32f32 r2.w, r0.w
mad.f32 r0.z, c7.z, r5.y, r0.z
mad.f32 r0.y, r0.y, r5.z, r3.x
mad.f32 r2.y, c5.y, r4.w, r5.w
mad.f32 r0.x, r0.x, r3.z, r0.y
mov.f32f32 r2.z, r0.z
mad.f32 r0.y, c6.y, r5.x, r2.y
mad.f32 r2.y, c5.x, r4.w, r4.z
mad.f32 r0.y, c7.y, r5.y, r0.y
mad.f32 r4.z, c6.x, r5.x, r2.y
nop
rsq r0.x, r0.x
(ss)mov.f32f32 r2.y, r0.x
mul.f r3.x, r3.y, r0.x
(ss)rsq r0.x, r2.x
(ss)mov.f32f32 r2.x, r0.x
mul.f r3.w, r4.y, r0.x
mul.f r3.z, r3.z, r2.y
mul.f r3.y, r5.z, r2.y
mul.f r4.y, r4.x, r2.x
mul.f r4.x, r6.w, r2.x
mov.f32f32 r2.y, r0.y
mad.f32 r0.x, c7.x, r5.y, r4.z
mov.f32f32 r4.z, r4.y
mov.f32f32 r4.w, (0.000000)
nop
mov.f32f32 r2.x, r0.x
end
nop
nop
nop
; VERT: outputs: r0.x (0:0) r1.x (5:0) r2.x (5:20) r3.x (5:21) r4.x (5:22)
; VERT: inputs: r4.z (0:0,cm=f,il=8,b=0) r0.x (0:0,cm=7,il=12,b=0) r1.x (0:0,cm=f,il=16,b=0)
; VERT: 133 instructions, 0 half, 8 full