summaryrefslogtreecommitdiff
path: root/tools/quick_dump
AgeCommit message (Expand)AuthorFilesLines
2014-11-06tools/quick_dump: don't include generated sources in the distributionThomas Wood1-5/+6
2014-10-17quick_dump: fix distcheckThomas Wood1-1/+1
2014-10-08quick_dump: Drop common_display.txt from VLV/CHVDamien Lespiau2-2/+0
2014-10-06quick_dump/skl: Make quick_dump SKL awareDamien Lespiau4-0/+10
2014-10-06quick_dump/skl: Add some display registersDamien Lespiau1-0/+285
2014-10-06quick_dump: Move base_display.txt to indivual platformsDamien Lespiau7-0/+6
2014-10-06quick-dump: Make quick dump link against libintel_toolsDamien Lespiau2-21/+8
2014-07-25quick_dump: fix distcheckThomas Wood1-1/+1
2014-06-12quick_dump: read the architecture files for items to add to EXTRA_DISTThomas Wood1-5/+1
2014-06-09quick_dump: Fix vlv file names on Makefile.amRodrigo Vivi1-1/+1
2014-06-03quick_dump: increase reg name column widthImre Deak1-3/+3
2014-06-03quick_dump: vlv: remove redundant base file specificationsImre Deak1-4/+0
2014-06-03quick_dump: vlv: move flisdsi register group to its logical placeImre Deak1-1/+1
2014-06-03quick_dump: vlv: add missing dpio phy registersImre Deak3-62/+199
2014-06-03quick_dump: vlv: add missing display registersImre Deak3-98/+183
2014-06-03quick_dump: chv: add misc gen7 GT registersImre Deak1-0/+1
2014-06-03quick_dump: chv: add dsi (mipi) registersImre Deak1-0/+1
2014-06-03quick_dump: vlv: clean up dsi (mipi) registersImre Deak1-108/+108
2014-06-03quick_dump: chv: add full dpio phy dumpsVille Syrjälä3-0/+610
2014-06-03quick_dump: chv: add display registersVille Syrjälä5-0/+732
2014-06-03quick_dump: chv: add detection supportVille Syrjälä3-0/+9
2014-06-03quick_dump: add support for accessing the dpio phy 2 registersVille Syrjälä1-0/+2
2014-06-03quick_dump: allow passing display base as the third argumentImre Deak1-0/+2
2014-06-03quick_dump: pass register offsets as intVille Syrjälä2-14/+10
2014-06-03quick_dump: fix typo breaking dpio reg dumpsImre Deak1-1/+1
2014-06-03quick_dump: make autodetect the default optionImre Deak1-4/+1
2014-05-19igt/quickdump: vlv: dump FLISDSI regs tooImre Deak5-0/+50
2014-03-28tools/quick_dump: Fix make distcheckDaniel Vetter1-1/+1
2014-03-27quick_dump: Put the cairo cflags with the other cflags.Ben Widawsky1-3/+1
2014-03-26tools/quick_dump: re-apply ducttapeDaniel Vetter1-0/+2
2014-03-26quick_dump: Fix the danvet fallout.Ben Widawsky3-2/+19
2014-03-22lib: Move non-register things out of intel-gpu-tools.hDaniel Vetter1-1/+1
2014-03-22lib: rename intel_pci.c to intel_chipset.cDaniel Vetter2-2/+2
2014-03-19quick_dump: gen8 private PATBen Widawsky2-2/+5
2014-02-21quick_dump: Add missed broadwell autodetectBen Widawsky1-0/+1
2014-02-02quick_dump/broadwell: Add gen7 ring mode registersBen Widawsky1-0/+1
2014-02-02quick_dump/haswell: Add gen7 stuff + VECS_MODEBen Widawsky2-0/+3
2014-02-02quick_dump/gen7: Add other GFX_MODE registersBen Widawsky1-1/+3
2014-02-02quick_dump: Add a file argumentBen Widawsky1-0/+7
2014-02-02quick_dump: Refactor to allow future codeBen Widawsky1-27/+40
2014-01-28mmio: use intel_iosf.c for DPIO reads and writesJesse Barnes1-1/+1
2014-01-27quick_dump: more vlv dpio regsJesse Barnes1-0/+9
2014-01-20quick_dump/watermarks: lp3, misc and debugBen Widawsky1-1/+5
2014-01-20quick_dump/broadwell: Use haswell_otherBen Widawsky1-0/+1
2014-01-20quick_dump/hsw: Watermark debugBen Widawsky1-0/+12
2014-01-20quick_dump: Allow comments in the register filesBen Widawsky1-0/+14
2014-01-20quick_dump: Fix the indentationBen Widawsky2-67/+70
2013-12-05quick_dump: Restore execture permission on quick_dump.pyVille Syrjälä1-0/+0
2013-12-05Update dpio read/write to take in extra PHY parameter.Chon Ming Lee3-5/+7
2013-12-05tools/quick_dump: Update Baytrail DPIO names to reflect to the driver change.Chon Ming Lee1-53/+51
generated by cgit v1.2.3 (git 2.39.1) at 2024-05-28 05:21:05 +0000