index
:
~nh/llvm
fold-subregs
images
latest
master
mimg
tablegen-name-resolution
wip
Misc LLVM things, mostly radeonsi (AMDGPU)
nh
summary
refs
log
tree
commit
diff
log msg
author
committer
range
Age
Commit message (
Expand
)
Author
Files
Lines
2018-02-12
WIP new-style image intrinsics and basic tests
mimg
Nicolai Hähnle
10
-229
/
+413
2018-02-12
TableGen: Support Intrinsic values in SearchableTable
Nicolai Hähnle
1
-4
/
+37
2018-02-12
(TODO) TableGen: add an escape hatch for automatic string->code conversion
Nicolai Hähnle
2
-4
/
+21
2018-02-12
TableGen: add !le, !lt, !ge, and !gt comparisons
Nicolai Hähnle
7
-10
/
+101
2018-02-12
TableGen: allow ? in lists
Nicolai Hähnle
2
-13
/
+11
2018-02-12
TableGen: type-check BinOps
Nicolai Hähnle
1
-9
/
+56
2018-02-12
TableGen: add !dag function for construction
Nicolai Hähnle
8
-3
/
+102
2018-02-12
TableGen: add a defset directive
Nicolai Hähnle
7
-8
/
+170
2018-02-12
TableGen: allow arbitrary values as ranges of foreach
Nicolai Hähnle
5
-29
/
+43
2018-02-12
TableGen: remove unused ParseForeachMode
Nicolai Hähnle
2
-3
/
+2
2018-02-12
TableGen: More helpful error messages
Nicolai Hähnle
1
-3
/
+6
2018-02-12
TableGen: More helpful error messages
Nicolai Hähnle
1
-3
/
+9
2018-02-12
TableGen: add !isa operation
Nicolai Hähnle
8
-5
/
+160
2018-02-12
TableGen: Add !foldl operation
Nicolai Hähnle
8
-3
/
+307
2018-02-12
TableGen: Remove the ResolveFirst mechanism
Nicolai Hähnle
2
-27
/
+1
2018-02-12
TableGen: Delay instantiating inline anonymous records
Nicolai Hähnle
4
-45
/
+272
2018-02-12
TableGen: Move getNewAnonymousName into RecordKeeper
Nicolai Hähnle
4
-17
/
+17
2018-02-12
TableGen: Explicitly check whether a record has been resolved
Nicolai Hähnle
4
-13
/
+93
2018-02-12
TableGen: Allow !cast of records, cleanup conversion machinery
Nicolai Hähnle
5
-171
/
+122
2018-02-12
TableGen: simplify BitsInit::resolveReferences
Nicolai Hähnle
2
-45
/
+17
2018-02-12
TableGen: Resolve all template args simultaneously in ResolveMulticlassDefARgs
Nicolai Hähnle
1
-11
/
+12
2018-02-12
TableGen: Resolve all template args simultaneously in AddSubMultiClass
Nicolai Hähnle
1
-12
/
+20
2018-02-12
TableGen: Resolve all template args simultaneously in AddSubClass
Nicolai Hähnle
4
-26
/
+51
2018-02-12
TableGen: Reimplement !foreach using the resolving mechanism
Nicolai Hähnle
8
-148
/
+240
2018-02-12
TableGen: Introduce an abstract variable resolver interface
Nicolai Hähnle
3
-56
/
+139
2018-02-12
TableGen: Get rid of Init::getFieldInit
Nicolai Hähnle
2
-36
/
+6
2018-02-12
TableGen: Remove Init::resolveListElementReference
Nicolai Hähnle
2
-170
/
+9
2018-02-12
TableGen: Avoid using resolveListElementReference in TGParser
Nicolai Hähnle
1
-1
/
+1
2018-02-12
TableGen: BitInit and VarBitInit are typed
Nicolai Hähnle
1
-7
/
+19
2018-02-12
TableGen: fix typeIsConvertibleTo for record types
Nicolai Hähnle
4
-15
/
+44
2018-02-12
TableGen: Fix type of resolved and converted lists
Nicolai Hähnle
2
-9
/
+17
2018-02-12
TableGen: Fix type deduction for !foreach
Nicolai Hähnle
2
-0
/
+20
2018-02-12
TableGen: Generalize type deduction for !listconcat
Nicolai Hähnle
2
-3
/
+15
2018-02-12
TableGen: More helpful error messages
Nicolai Hähnle
1
-1
/
+3
2018-02-12
TableGen: Add some more helpful error messages
Nicolai Hähnle
1
-1
/
+3
2018-02-12
TableGen: Add !size operation
Nicolai Hähnle
7
-4
/
+55
2018-01-29
AMDGPU: Track physreg uses in SILoadStoreOptimizer
wip
Nicolai Hähnle
2
-42
/
+52
2018-01-29
AMDGPU: Do not combine loads/store across physreg defs
Nicolai Hähnle
4
-16
/
+102
2018-01-29
StructurizeCFG: Test for branch divergence correctly
Nicolai Hähnle
4
-6
/
+103
2018-01-29
AMDGPU: Fix copying i1 value out of loop with non-uniform exit
Nicolai Hähnle
5
-1
/
+151
2018-01-26
WIP SILowerReconvergingControlFlow
Nicolai Hähnle
8
-22
/
+331
2018-01-26
WIP Add ReconvergeCFG pass
Nicolai Hähnle
9
-3
/
+1271
2018-01-24
Revert r321751, "StructurizeCFG: Fix broken backedge detection"
nha
6
-172
/
+205
2018-01-24
[ARM] Expand long shifts for Thumb1 to __aeabi_ calls
weimingz
2
-0
/
+22
2018-01-24
[X86] Fix some inconsistencies in the itineraries and Sched for (V)PEXTRW/(V)...
ctopper
4
-8
/
+8
2018-01-24
[X86] Adjust names of PINSRW/PEXTRW intructions between MMX/SSE/AVX/AVX512 fo...
ctopper
11
-87
/
+79
2018-01-24
[X86] Remove '(_REV)?' from a bunch of scheduler regular expressions. NFC
ctopper
5
-195
/
+193
2018-01-24
[ThinLTO] Add call edges' relative block frequency to per-module summary.
eraman
7
-21
/
+113
2018-01-24
[SLP] Fix for PR32086: Count InsertElementInstr of the same elements as shuffle.
abataev
4
-146
/
+370
2018-01-24
[Hexagon] Run late copy propagation and dead code elimination passes
kparzysz
11
-37
/
+48
[next]