summaryrefslogtreecommitdiff
AgeCommit message (Expand)AuthorFilesLines
2019-03-26fixup! conversion instructionsjenkinsIan Romanick1-2/+2
2019-03-26squash! WIP: intel/compiler: Begin using code generator generator for Gen8 an...Ian Romanick1-0/+7
2019-03-26Partial derivativesIan Romanick1-0/+10
2019-03-26b32cselIan Romanick1-0/+17
2019-03-26fquantize2f16Ian Romanick1-0/+22
2019-03-26logic opsIan Romanick1-0/+56
2019-03-26extractIan Romanick1-0/+79
2019-03-26fsignIan Romanick1-0/+23
2019-03-26bitfields and shiftingIan Romanick1-0/+33
2019-03-26pack and unpackIan Romanick1-0/+11
2019-03-26min and maxIan Romanick1-0/+27
2019-03-26float and int compareIan Romanick1-0/+125
2019-03-26conversion instructionsIan Romanick1-0/+80
2019-03-26WIP: intel/compiler: Begin using code generator generator for Gen8 and Gen9Ian Romanick1-0/+64
2019-03-26WIP: intel/compiler: Import Gen8 / Gen9 ALU machine descriptionIan Romanick2-1/+179
2019-03-26WIP: intel/compiler: Add code generator generatorIan Romanick1-0/+862
2019-03-26WIP: intel/compiler: Add a code builder that consumes a bytecodeIan Romanick3-0/+427
2019-03-26nir/search: Add public function to just compare an instr w/a search exprIan Romanick2-0/+39
2019-03-26nir/search: Track which entry in nir_alu_instr::src each variable wasIan Romanick1-0/+4
2019-03-26nir/search: Allow source modifiers on variablesIan Romanick1-3/+8
2019-03-26nir/search: Conditionally allow destination saturate on root of expression treeIan Romanick1-5/+7
2019-03-26nir/search: Allow non-SSA destinationIan Romanick1-2/+0
2019-03-26WIP: nir/search: Slightly relax restriction that all sources must be SSAIan Romanick1-12/+11
2019-03-26amd/surface: provide firstMipIdInTail for metadata surface calculationsNicolai Hähnle1-0/+2
2019-03-26ac/nir: Return frag_coord as integer.Bas Nieuwenhuizen1-1/+2
2019-03-25freedreno/ir3: Fix operand order for DSX/DSYKristian H. Kristensen1-0/+15
2019-03-25freedreno/ir3: Track whether shader needs derivativesKristian H. Kristensen6-6/+12
2019-03-25st/nine: enable csmt per default on irisAndre Heider1-3/+5
2019-03-25spirv: Handle the NonUniformEXT decorationJason Ekstrand2-0/+28
2019-03-25nir: Add access flags to deref and SSBO atomicsJason Ekstrand2-28/+34
2019-03-25nir: Add texture sources and intrinsics for bindlessJason Ekstrand4-10/+29
2019-03-25intel/fs: Make alpha test work with MRT and sample maskDanylo Piliaiev1-18/+17
2019-03-25i965,iris,anv: Make alpha to coverage work with sample maskDanylo Piliaiev7-14/+123
2019-03-25nir: Add a lowering pass for non-uniform resource accessJason Ekstrand5-0/+286
2019-03-25nir/lower_io: Add a bounds-checked 64-bit global address formatJason Ekstrand2-6/+93
2019-03-26draw/gs: fix point size outputs from geometry shader.Dave Airlie1-8/+1
2019-03-26draw: bail instead of assert on instance count (v2)Dave Airlie1-1/+3
2019-03-25vl/dri3: remove the wait before getting back bufferLeo Liu1-15/+3
2019-03-25compiler/nir: add lowering for 16-bit ldexpIago Toral Quiroga1-2/+7
2019-03-25compiler/nir: add lowering for 16-bit flrpIago Toral Quiroga3-0/+3
2019-03-25compiler/nir: add lowering option for 16-bit fmodIago Toral Quiroga3-0/+3
2019-03-25st/mesa: fix texture deletion context mix-up issues (v2)Brian Paul1-12/+39
2019-03-25nir: fix a few signed/unsigned comparison warningsBrian Paul1-2/+2
2019-03-25android: static link with libexpat with Android O+Kishore Kadiyala5-4/+45
2019-03-25radv: write availability status vkGetQueryPoolResults() when the data is not ...Samuel Iglesias Gonsálvez1-15/+4
2019-03-25radv: don't overwrite results in VkGetQueryPoolResults() when queries are not...Samuel Iglesias Gonsálvez1-16/+32
2019-03-25st/mesa: fix warnings about implicit conversion on enumeration typeTapani Pälli2-2/+2
2019-03-25st/mesa: fix compilation warning on storage_flags_to_buffer_flagsTapani Pälli1-1/+1
2019-03-25nir/split_vars: fixup some more explicit_stride related issues.Dave Airlie1-2/+1
2019-03-23spirv: Use interface type for block and buffer blockCaio Marcelo de Oliveira Filho2-4/+36
generated by cgit v1.2.3 (git 2.39.1) at 2024-05-14 01:18:49 +0000