summaryrefslogtreecommitdiff
diff options
context:
space:
mode:
authorJason Ekstrand <jason.ekstrand@intel.com>2017-03-15 15:18:21 -0700
committerJason Ekstrand <jason.ekstrand@intel.com>2017-03-17 12:12:50 -0700
commit7de73f0c943a0d1f84bd8df835280ce323f16c13 (patch)
treef867bef5f65aeb8ae21aad7b8e9fc3de6347e8ba
parent0557dfdb4a8b7061302f9720968cd7a958ccf142 (diff)
genxml: Add pipeline statistics registers on gen7+
Reviewed-By: Lionel Landwerlin <lionel.g.landwerlin@intel.com>
-rw-r--r--src/intel/genxml/gen7.xml44
-rw-r--r--src/intel/genxml/gen75.xml44
-rw-r--r--src/intel/genxml/gen8.xml44
-rw-r--r--src/intel/genxml/gen9.xml44
4 files changed, 176 insertions, 0 deletions
diff --git a/src/intel/genxml/gen7.xml b/src/intel/genxml/gen7.xml
index aed2d5278e..95d714cea1 100644
--- a/src/intel/genxml/gen7.xml
+++ b/src/intel/genxml/gen7.xml
@@ -2503,6 +2503,50 @@
<field name="SW Tessellation Memory Object Control State" start="40" end="43" type="MEMORY_OBJECT_CONTROL_STATE"/>
</instruction>
+ <register name="IA_VERTICES_COUNT" length="2" num="0x2310">
+ <field name="IA Vertices Count Report" start="0" end="63" type="uint"/>
+ </register>
+
+ <register name="IA_PRIMITIVES_COUNT" length="2" num="0x2318">
+ <field name="IA Primitives Count Report" start="0" end="63" type="uint"/>
+ </register>
+
+ <register name="VS_INVOCATION_COUNT" length="2" num="0x2320">
+ <field name="VS Invocation Count Report" start="0" end="63" type="uint"/>
+ </register>
+
+ <register name="HS_INVOCATION_COUNT" length="2" num="0x2300">
+ <field name="HS Invocation Count Report" start="0" end="63" type="uint"/>
+ </register>
+
+ <register name="DS_INVOCATION_COUNT" length="2" num="0x2308">
+ <field name="DS Invocation Count Report" start="0" end="63" type="uint"/>
+ </register>
+
+ <register name="GS_INVOCATION_COUNT" length="2" num="0x2328">
+ <field name="GS Invocation Count Report" start="0" end="63" type="uint"/>
+ </register>
+
+ <register name="GS_PRIMITIVES_COUNT" length="2" num="0x2330">
+ <field name="GS Primitives Count Report" start="0" end="63" type="uint"/>
+ </register>
+
+ <register name="CL_INVOCATION_COUNT" length="2" num="0x2338">
+ <field name="CL Invocation Count Report" start="0" end="63" type="uint"/>
+ </register>
+
+ <register name="CL_PRIMITIVES_COUNT" length="2" num="0x2340">
+ <field name="CL Primitives Count Report" start="0" end="63" type="uint"/>
+ </register>
+
+ <register name="PS_INVOCATION_COUNT" length="2" num="0x2348">
+ <field name="PS Invocation Count Report" start="0" end="63" type="uint"/>
+ </register>
+
+ <register name="CS_INVOCATION_COUNT" length="2" num="0x2290">
+ <field name="CS Invocation Count Report" start="0" end="63" type="uint"/>
+ </register>
+
<register name="L3SQCREG1" length="1" num="0xb010">
<field name="Convert DC_UC" start="24" end="24" type="uint"/>
<field name="Convert IS_UC" start="25" end="25" type="uint"/>
diff --git a/src/intel/genxml/gen75.xml b/src/intel/genxml/gen75.xml
index bf62c4315d..a32333ac58 100644
--- a/src/intel/genxml/gen75.xml
+++ b/src/intel/genxml/gen75.xml
@@ -2911,6 +2911,50 @@
<field name="SW Tessellation Memory Object Control State" start="40" end="43" type="MEMORY_OBJECT_CONTROL_STATE"/>
</instruction>
+ <register name="IA_VERTICES_COUNT" length="2" num="0x2310">
+ <field name="IA Vertices Count Report" start="0" end="63" type="uint"/>
+ </register>
+
+ <register name="IA_PRIMITIVES_COUNT" length="2" num="0x2318">
+ <field name="IA Primitives Count Report" start="0" end="63" type="uint"/>
+ </register>
+
+ <register name="VS_INVOCATION_COUNT" length="2" num="0x2320">
+ <field name="VS Invocation Count Report" start="0" end="63" type="uint"/>
+ </register>
+
+ <register name="HS_INVOCATION_COUNT" length="2" num="0x2300">
+ <field name="HS Invocation Count Report" start="0" end="63" type="uint"/>
+ </register>
+
+ <register name="DS_INVOCATION_COUNT" length="2" num="0x2308">
+ <field name="DS Invocation Count Report" start="0" end="63" type="uint"/>
+ </register>
+
+ <register name="GS_INVOCATION_COUNT" length="2" num="0x2328">
+ <field name="GS Invocation Count Report" start="0" end="63" type="uint"/>
+ </register>
+
+ <register name="GS_PRIMITIVES_COUNT" length="2" num="0x2330">
+ <field name="GS Primitives Count Report" start="0" end="63" type="uint"/>
+ </register>
+
+ <register name="CL_INVOCATION_COUNT" length="2" num="0x2338">
+ <field name="CL Invocation Count Report" start="0" end="63" type="uint"/>
+ </register>
+
+ <register name="CL_PRIMITIVES_COUNT" length="2" num="0x2340">
+ <field name="CL Primitives Count Report" start="0" end="63" type="uint"/>
+ </register>
+
+ <register name="PS_INVOCATION_COUNT" length="2" num="0x2348">
+ <field name="PS Invocation Count Report" start="0" end="63" type="uint"/>
+ </register>
+
+ <register name="CS_INVOCATION_COUNT" length="2" num="0x2290">
+ <field name="CS Invocation Count Report" start="0" end="63" type="uint"/>
+ </register>
+
<register name="L3SQCREG1" length="1" num="0xb010">
<field name="Convert DC_UC" start="24" end="24" type="uint"/>
<field name="Convert IS_UC" start="25" end="25" type="uint"/>
diff --git a/src/intel/genxml/gen8.xml b/src/intel/genxml/gen8.xml
index 199135c6b7..aeb4523e25 100644
--- a/src/intel/genxml/gen8.xml
+++ b/src/intel/genxml/gen8.xml
@@ -3177,6 +3177,50 @@
<field name="SW Tessellation Memory Object Control State" start="40" end="43" type="MEMORY_OBJECT_CONTROL_STATE"/>
</instruction>
+ <register name="IA_VERTICES_COUNT" length="2" num="0x2310">
+ <field name="IA Vertices Count Report" start="0" end="63" type="uint"/>
+ </register>
+
+ <register name="IA_PRIMITIVES_COUNT" length="2" num="0x2318">
+ <field name="IA Primitives Count Report" start="0" end="63" type="uint"/>
+ </register>
+
+ <register name="VS_INVOCATION_COUNT" length="2" num="0x2320">
+ <field name="VS Invocation Count Report" start="0" end="63" type="uint"/>
+ </register>
+
+ <register name="HS_INVOCATION_COUNT" length="2" num="0x2300">
+ <field name="HS Invocation Count Report" start="0" end="63" type="uint"/>
+ </register>
+
+ <register name="DS_INVOCATION_COUNT" length="2" num="0x2308">
+ <field name="DS Invocation Count Report" start="0" end="63" type="uint"/>
+ </register>
+
+ <register name="GS_INVOCATION_COUNT" length="2" num="0x2328">
+ <field name="GS Invocation Count Report" start="0" end="63" type="uint"/>
+ </register>
+
+ <register name="GS_PRIMITIVES_COUNT" length="2" num="0x2330">
+ <field name="GS Primitives Count Report" start="0" end="63" type="uint"/>
+ </register>
+
+ <register name="CL_INVOCATION_COUNT" length="2" num="0x2338">
+ <field name="CL Invocation Count Report" start="0" end="63" type="uint"/>
+ </register>
+
+ <register name="CL_PRIMITIVES_COUNT" length="2" num="0x2340">
+ <field name="CL Primitives Count Report" start="0" end="63" type="uint"/>
+ </register>
+
+ <register name="PS_INVOCATION_COUNT" length="2" num="0x2348">
+ <field name="PS Invocation Count Report" start="0" end="63" type="uint"/>
+ </register>
+
+ <register name="CS_INVOCATION_COUNT" length="2" num="0x2290">
+ <field name="CS Invocation Count Report" start="0" end="63" type="uint"/>
+ </register>
+
<register name="L3CNTLREG" length="1" num="0x7034">
<field name="SLM Enable" start="0" end="0" type="uint"/>
<field name="URB Allocation" start="1" end="7" type="uint"/>
diff --git a/src/intel/genxml/gen9.xml b/src/intel/genxml/gen9.xml
index 8c453f8ef5..4983259fd9 100644
--- a/src/intel/genxml/gen9.xml
+++ b/src/intel/genxml/gen9.xml
@@ -3448,6 +3448,50 @@
<field name="System Instruction Pointer" start="36" end="95" type="offset"/>
</instruction>
+ <register name="IA_VERTICES_COUNT" length="2" num="0x2310">
+ <field name="IA Vertices Count Report" start="0" end="63" type="uint"/>
+ </register>
+
+ <register name="IA_PRIMITIVES_COUNT" length="2" num="0x2318">
+ <field name="IA Primitives Count Report" start="0" end="63" type="uint"/>
+ </register>
+
+ <register name="VS_INVOCATION_COUNT" length="2" num="0x2320">
+ <field name="VS Invocation Count Report" start="0" end="63" type="uint"/>
+ </register>
+
+ <register name="HS_INVOCATION_COUNT" length="2" num="0x2300">
+ <field name="HS Invocation Count Report" start="0" end="63" type="uint"/>
+ </register>
+
+ <register name="DS_INVOCATION_COUNT" length="2" num="0x2308">
+ <field name="DS Invocation Count Report" start="0" end="63" type="uint"/>
+ </register>
+
+ <register name="GS_INVOCATION_COUNT" length="2" num="0x2328">
+ <field name="GS Invocation Count Report" start="0" end="63" type="uint"/>
+ </register>
+
+ <register name="GS_PRIMITIVES_COUNT" length="2" num="0x2330">
+ <field name="GS Primitives Count Report" start="0" end="63" type="uint"/>
+ </register>
+
+ <register name="CL_INVOCATION_COUNT" length="2" num="0x2338">
+ <field name="CL Invocation Count Report" start="0" end="63" type="uint"/>
+ </register>
+
+ <register name="CL_PRIMITIVES_COUNT" length="2" num="0x2340">
+ <field name="CL Primitives Count Report" start="0" end="63" type="uint"/>
+ </register>
+
+ <register name="PS_INVOCATION_COUNT" length="2" num="0x2348">
+ <field name="PS Invocation Count Report" start="0" end="63" type="uint"/>
+ </register>
+
+ <register name="CS_INVOCATION_COUNT" length="2" num="0x2290">
+ <field name="CS Invocation Count Report" start="0" end="63" type="uint"/>
+ </register>
+
<register name="L3CNTLREG" length="1" num="0x7034">
<field name="SLM Enable" start="0" end="0" type="uint"/>
<field name="URB Allocation" start="1" end="7" type="uint"/>