summaryrefslogtreecommitdiff
path: root/lib/Target/TGSI/MCTargetDesc/TGSIMCTargetDesc.cpp
blob: ecb184cc86c3549817f2eede34bf59c593e63cd2 (plain)
1
2
3
4
5
6
7
8
9
10
11
12
13
14
15
16
17
18
19
20
21
22
23
24
25
26
27
28
29
30
31
32
33
34
35
36
37
38
39
40
41
42
43
44
45
46
47
48
49
50
51
52
53
54
55
56
57
58
59
60
61
62
63
64
65
66
67
68
69
70
71
72
73
74
75
76
//===-- TGSIMCTargetDesc.cpp - TGSI Target Descriptions --------*- C++ -*-===//
//
//                     The LLVM Compiler Infrastructure
//
// This file is distributed under the University of Illinois Open Source
// License. See LICENSE.TXT for details.
//
//===----------------------------------------------------------------------===//
//
// This file provides TGSI specific target descriptions.
//
//===----------------------------------------------------------------------===//

#include "TGSIASMStreamer.h"
#include "TGSIMCTargetDesc.h"
#include "llvm/MC/MCCodeGenInfo.h"
#include "llvm/MC/MCInstrInfo.h"
#include "llvm/MC/MCRegisterInfo.h"
#include "llvm/MC/MCSubtargetInfo.h"
#include "llvm/MC/MCStreamer.h"
#include "llvm/MC/MCAsmInfo.h"
#include "llvm/Support/TargetRegistry.h"

#define GET_INSTRINFO_MC_DESC
#include "TGSIGenInstrInfo.inc"

#define GET_SUBTARGETINFO_MC_DESC
#include "TGSIGenSubtargetInfo.inc"

#define GET_REGINFO_MC_DESC
#include "TGSIGenRegisterInfo.inc"

using namespace llvm;

namespace {
   struct TGSIMCAsmInfo : public MCAsmInfo {
      explicit TGSIMCAsmInfo(const Triple &TT) {
         IsLittleEndian = true;
         HasDotTypeDotSizeDirective = false;
      }
   };
}

static MCInstrInfo *createTGSIMCInstrInfo() {
   MCInstrInfo *X = new MCInstrInfo();
   InitTGSIMCInstrInfo(X);
   return X;
}

static MCRegisterInfo *createTGSIMCRegisterInfo(const Triple &TT) {
   MCRegisterInfo *X = new MCRegisterInfo();
   InitTGSIMCRegisterInfo(X, TGSI::ADDR0);
   return X;
}

static MCSubtargetInfo *createTGSIMCSubtargetInfo(const Triple &TT,
                                                  StringRef CPU,
                                                  StringRef FS) {
   return createTGSIMCSubtargetInfoImpl(TT, CPU, FS);
}

extern "C" void LLVMInitializeTGSITargetMC() {
   RegisterMCAsmInfo<TGSIMCAsmInfo> regMCAsmInfo(TheTGSITarget);

   TargetRegistry::RegisterMCInstrInfo(TheTGSITarget, createTGSIMCInstrInfo);
   TargetRegistry::RegisterMCRegInfo(TheTGSITarget, createTGSIMCRegisterInfo);
   TargetRegistry::RegisterMCSubtargetInfo(TheTGSITarget,
                                           createTGSIMCSubtargetInfo);
   TargetRegistry::RegisterMCInstPrinter(TheTGSITarget,
                                         createTGSIMCInstPrinter);

   TargetRegistry::RegisterAsmTargetStreamer(TheTGSITarget,
                                             createTGSITargetAsmStreamer);
   TargetRegistry::RegisterNullTargetStreamer(TheTGSITarget,
                                              createTGSINullTargetStreamer);
}