summaryrefslogtreecommitdiff
AgeCommit message (Expand)AuthorFilesLines
2024-03-29intel/brw/validate: Convert access mask to be grf basedxe2-update-reg-access-validationJordan Justen1-34/+55
2024-03-29intel/brw/validate: Highlight that the source access mask var is unusedJordan Justen1-4/+2
2024-03-29intel/brw/validate: Update dst grf crossing check for Xe2Jordan Justen1-2/+4
2024-03-29intel/brw/validate: Convert non-vstride validation check to use a bit per grfJordan Justen1-4/+6
2024-03-29meson: fix link failure with llvm-18Karol Herbst1-1/+4
2024-03-28radv, aco: Remove the code that jumped to RADV's TCS epilogs.Timur Kristóf3-87/+2
2024-03-28radv: Completely delete TCS epilogs.Timur Kristóf10-232/+3
2024-03-28ac/nir/tess: Emit tess factor stores based on new intrinsics.Timur Kristóf4-16/+46
2024-03-28radv: Call nir_opt_dead_cf in radv_optimize_nir_algebraic.Timur Kristóf1-0/+1
2024-03-28radv: Implement new tess intrinsics.Timur Kristóf4-1/+25
2024-03-28radv: Copy TES primitive mode to TCS info.Timur Kristóf1-0/+1
2024-03-28radeonsi: Implement new intrinsics for monolithic shaders.Timur Kristóf1-0/+14
2024-03-28nir: Add two new AMD specific tess intrinsics.Timur Kristóf2-0/+6
2024-03-28d3d12: Support HEVC slice L0/L1 active number overrideSil Vilerino3-139/+127
2024-03-28d3d12: Support H264 slice L0/L1 active number overrideSil Vilerino3-70/+96
2024-03-28d3d12: Bump directx-headers dependency to v613Sil Vilerino2-2/+2
2024-03-28aco: always emit float mode for merged shaders compiled separatelyRhys Perry1-7/+11
2024-03-28intel/brw: minor rework to de duplicate variable assignmentRohan Garg1-3/+1
2024-03-28intel/brw: adjust the copy propgation pass to account for wider GRF's on Xe2+Rohan Garg1-1/+1
2024-03-28intel/brw: update disassembly for MATH pipeRohan Garg1-1/+2
2024-03-28intel/brw: Xe2+ can do SIMD16 for extended math on HF typesRohan Garg1-2/+2
2024-03-28intel/brw: account for sources when determining if a operation uses half floatsRohan Garg1-4/+26
2024-03-28radv/ci: another batch of flakesEric Engestrom5-0/+18
2024-03-28v3dv/ci: another batch of flakesEric Engestrom2-0/+17
2024-03-28Revert "zink: store last pipeline directly for zink_gfx_program::last_pipeline"Juston Li4-5/+5
2024-03-28wsi/x11: Return OUT_OF_DATE on sw resize.Hans-Kristian Arntzen1-2/+2
2024-03-28aco/spill: use average use distances to spill loop variablesDaniel Schürmann1-171/+33
2024-03-28aco/spill: use average use distances in init_live_in_vars() for merge blocksDaniel Schürmann1-20/+25
2024-03-28aco/spill: use average use distances in process_block()Daniel Schürmann1-89/+30
2024-03-28aco/spill: gather information about average use distancesDaniel Schürmann1-3/+41
2024-03-28aco/spill: use live variables instead of next_use_distances in add_coupling_c...Daniel Schürmann1-34/+35
2024-03-28aco/spill: maintain valid live vars at any pointDaniel Schürmann1-17/+13
2024-03-28aco/spill: compute live-in variables from live-outDaniel Schürmann1-0/+25
2024-03-28aco/spill: pass live_vars to spill_ctxDaniel Schürmann1-15/+14
2024-03-28aco/spill: Fix assertion for nested loopsDaniel Schürmann1-3/+5
2024-03-28radeonsi/vcn: mark rc_per_pic as obsoletedBoyuan Zhang3-20/+22
2024-03-28radeonsi/vcn: choose rc_per_pic by encode verisonBoyuan Zhang4-7/+59
2024-03-28ac/gpu_info: Add vcn dec and enc version queryBoyuan Zhang2-1/+15
2024-03-28aco: don't combine mul+add_clamp to mad_clampGeorg Lehmann1-6/+9
2024-03-28aco: move create_instruction() to aco_ir.cppDaniel Schürmann2-26/+25
2024-03-28aco: remove create_instruction() template parameterDaniel Schürmann21-337/+273
2024-03-28aco: defer instruction size from aco::Format in create_instruction()Daniel Schürmann2-5/+46
2024-03-28aco: change return type of create_instruction() to Instruction*Daniel Schürmann17-297/+298
2024-03-28aco/builder: use accessor functions instead of casting to subtypesDaniel Schürmann2-6/+20
2024-03-28aco: unify different SALU types into single struct SALU_instructionDaniel Schürmann18-163/+89
2024-03-28aco: remove SOPP_instruction::block memberDaniel Schürmann12-74/+71
2024-03-28aco: use instr_class::branch to identify SOPP branchesDaniel Schürmann6-20/+27
2024-03-28radv: remove useless RADV_DEBUG=nomemorycacheSamuel Pitoiset3-29/+25
2024-03-28radv, aco: Delete now dead TCS epilog code.Timur Kristóf4-54/+7
2024-03-28radv: Always pass tess factors to epilogs in registers.Timur Kristóf2-2/+3
generated by cgit v1.2.3 (git 2.39.1) at 2024-05-15 10:55:49 +0000