summaryrefslogtreecommitdiff
path: root/.travis.yml
diff options
context:
space:
mode:
authorJason Ekstrand <jason.ekstrand@intel.com>2018-10-10 12:28:34 -0500
committerIan Romanick <ian.d.romanick@intel.com>2018-10-10 11:34:56 -0700
commit0de931953df6bcb1bdd960e1742a49e92798bd1d (patch)
tree9d11a327694c29083be5e439d703129cdaba17ed /.travis.yml
parentb44c9292b7e5a24e6b06a197d4e72b43a8799d09 (diff)
intel/compiler: Fix nir_op_b2[fi] with 64-bit result on Gen8 LP and Gen9 LPHEADmaster
Several of the Atom GPUs have additional restrictions on alignment when moving < 64-bit source to a 64-bit destination. All of the nir_op_*2*64 code generation paths respected this, but nir_op_b2[fi] did not. Previous to commit a68dd47b911 it was not possible to generate such an instruction from the GLSL path. It may have been possible from SPIR-V, but it's not clear. The aforementioned patch converts a 64-bit nir_op_fsign into a sequence of operations including a nir_op_b2f with a 64-bit result. This "just works" everywhere except these Atom parts. This problem was not detected during normal CI testing because the Atom parts are not included in developer builds. v2 (idr): Make the patch compile, and make some cosmetic changes. Add a commit message. Bugzilla: https://bugs.freedesktop.org/show_bug.cgi?id=108319 Fixes: a68dd47b911 "nir/algebraic: Simplify fsat of fsign"
Diffstat (limited to '.travis.yml')
0 files changed, 0 insertions, 0 deletions