1
2
3
4
5
6
7
8
9
10
11
12
13
14
15
16
17
18
19
20
21
22
23
24
25
26
27
28
29
30
31
32
33
34
35
36
37
38
39
40
41
42
43
44
45
46
47
48
49
50
51
52
53
54
55
56
57
58
59
60
61
62
63
64
65
66
67
68
69
70
71
72
73
74
75
76
77
78
79
80
81
82
83
84
85
86
87
88
89
90
91
92
93
94
95
96
97
98
99
100
101
102
103
104
105
106
107
108
109
110
111
112
113
114
115
116
117
118
119
120
121
122
123
|
/*
* Copyright 2017 Advanced Micro Devices, Inc.
*
* Permission is hereby granted, free of charge, to any person obtaining a
* copy of this software and associated documentation files (the "Software"),
* to deal in the Software without restriction, including without limitation
* the rights to use, copy, modify, merge, publish, distribute, sublicense,
* and/or sell copies of the Software, and to permit persons to whom the
* Software is furnished to do so, subject to the following conditions:
*
* The above copyright notice and this permission notice shall be included in
* all copies or substantial portions of the Software.
*
* THE SOFTWARE IS PROVIDED "AS IS", WITHOUT WARRANTY OF ANY KIND, EXPRESS OR
* IMPLIED, INCLUDING BUT NOT LIMITED TO THE WARRANTIES OF MERCHANTABILITY,
* FITNESS FOR A PARTICULAR PURPOSE AND NONINFRINGEMENT. IN NO EVENT SHALL
* THE COPYRIGHT HOLDER(S) OR AUTHOR(S) BE LIABLE FOR ANY CLAIM, DAMAGES OR
* OTHER LIABILITY, WHETHER IN AN ACTION OF CONTRACT, TORT OR OTHERWISE,
* ARISING FROM, OUT OF OR IN CONNECTION WITH THE SOFTWARE OR THE USE OR
* OTHER DEALINGS IN THE SOFTWARE.
*
* Authors: Tom St Denis <tom.stdenis@amd.com>
*
*/
#include "umr.h"
#include <inttypes.h>
static void parse_rev0(struct umr_asic *asic, uint32_t *data, int *r)
{
*r = 1;
asic->config.gfx.max_shader_engines = data[(*r)++];
asic->config.gfx.max_tile_pipes = data[(*r)++];
asic->config.gfx.max_cu_per_sh = data[(*r)++];
asic->config.gfx.max_sh_per_se = data[(*r)++];
asic->config.gfx.max_backends_per_se = data[(*r)++];
asic->config.gfx.max_texture_channel_caches = data[(*r)++];
asic->config.gfx.max_gprs = data[(*r)++];
asic->config.gfx.max_gs_threads = data[(*r)++];
asic->config.gfx.max_hw_contexts = data[(*r)++];
asic->config.gfx.sc_prim_fifo_size_frontend = data[(*r)++];
asic->config.gfx.sc_prim_fifo_size_backend = data[(*r)++];
asic->config.gfx.sc_hiz_tile_fifo_size = data[(*r)++];
asic->config.gfx.sc_earlyz_tile_fifo_size = data[(*r)++];
asic->config.gfx.num_tile_pipes = data[(*r)++];
asic->config.gfx.backend_enable_mask = data[(*r)++];
asic->config.gfx.mem_max_burst_length_bytes = data[(*r)++];
asic->config.gfx.mem_row_size_in_kb = data[(*r)++];
asic->config.gfx.shader_engine_tile_size = data[(*r)++];
asic->config.gfx.num_gpus = data[(*r)++];
asic->config.gfx.multi_gpu_tile_size = data[(*r)++];
asic->config.gfx.mc_arb_ramcfg = data[(*r)++];
asic->config.gfx.gb_addr_config = data[(*r)++];
asic->config.gfx.num_rbs = data[(*r)++];
}
static void parse_rev1(struct umr_asic *asic, uint32_t *data, int *r)
{
parse_rev0(asic, data, r);
asic->config.gfx.rev_id = data[(*r)++];
asic->config.gfx.pg_flags = data[(*r)++];
asic->config.gfx.cg_flags = data[(*r)++];
}
static void parse_rev2(struct umr_asic *asic, uint32_t *data, int *r)
{
parse_rev1(asic, data, r);
asic->config.gfx.family = data[(*r)++];
asic->config.gfx.external_rev_id = data[(*r)++];
}
static void parse_rev3(struct umr_asic *asic, uint32_t *data, int *r)
{
parse_rev2(asic, data, r);
asic->config.pci.device = data[(*r)++];
asic->config.pci.revision = data[(*r)++];
asic->config.pci.subsystem_device = data[(*r)++];
asic->config.pci.subsystem_vendor = data[(*r)++];
}
void umr_scan_config(struct umr_asic *asic)
{
uint32_t data[512];
FILE *f;
char fname[256];
int r;
/* process FW block */
snprintf(fname, sizeof(fname)-1, "/sys/kernel/debug/dri/%d/amdgpu_firmware_info", asic->instance);
f = fopen(fname, "r");
if (!f)
goto gca_config;
r = 0;
while (r < UMR_MAX_FW && fgets(fname, sizeof(fname)-1, f)) {
sscanf(fname, "%s feature version: %" SCNu32 ", firmware version: 0x%" SCNx32 "\n",
asic->config.fw[r].name,
&asic->config.fw[r].feature_version,
&asic->config.fw[r].firmware_version);
++r;
}
fclose(f);
/* process GFX block */
gca_config:
snprintf(fname, sizeof(fname)-1, "/sys/kernel/debug/dri/%d/amdgpu_gca_config", asic->instance);
f = fopen(fname, "rb");
if (!f)
return;
fread(data, 1, sizeof(data), f);
fclose(f);
switch (data[0]) {
case 0: parse_rev0(asic, data, &r);
break;
case 1: parse_rev1(asic, data, &r);
break;
case 2: parse_rev2(asic, data, &r);
break;
case 3: parse_rev3(asic, data, &r);
break;
default:
printf("Invalid gca config data header\n");
}
}
|
