index
:
~cwabbott0/mesa
cwabbott-lima
cwabbott-lima-2
glsl-to-nir-builder
i965-fp64
i965-fp64-v2
i965-fp64-v3
i965-payload-interference
i965-sched
i965-sched-conservative
i965-sched-conservative-v2
i965-sched-test
i965-sched-v2
i965-sched-v3
i965-use-ssa
i965-use-ssa-v2
ir3-sched
jenkins
master
nir-cf-insert-instr
nir-control-flow-mod
nir-cse-hash
nir-cse-hash-v2
nir-dead-cf-v2
nir-dead-cf-v3
nir-dead-cf-v4
nir-dead-cf-v5
nir-deref-instr
nir-divergence
nir-divergence-v2
nir-divergence-v3
nir-divergence-v4
nir-docs
nir-equality-saturation
nir-factor-phis
nir-foreach-block-rewrite
nir-foreach-block-rewrite-v2
nir-foreach-ssa-src
nir-gvn
nir-gvn-v2
nir-opcodes-cleanup
nir-opcodes-cleanup-v2
nir-opt-remove-phis
nir-reassociate-consts
nir-review-v1
nir-serialize
nir-v1.0.1
nir-value-range
nir-vec4-out-of-ssa
nir-vectorize
nir-worklist
radv-amd-shader-ballot
radv-anv-64bit-fixes
radv-doom-exts
radv-rewrite-vars
radv-shader-ballot
radv-shader-ballot-v3
radv-shader-ballot-v4
random-fp64-fixes
shader-time-hacks
test-compressed-wa
test-fp64-compressed-wa
ue4
wip/nir-vtn
Connor's silly Mesa stuff.
UNKNOWN
summary
refs
log
tree
commit
diff
log msg
author
committer
range
Age
Commit message (
Expand
)
Author
Files
Lines
2017-11-06
lima: lower matrix ops for standalone compiler
cwabbott-lima
Connor Abbott
4
-5
/
+95
2017-11-03
lima: remove unneccesary debug prints
Connor Abbott
1
-10
/
+0
2017-11-03
lima: make the cmdline compiler compile again
Connor Abbott
3
-9
/
+28
2017-11-03
Revert "lima: remove the stand alone compiler"
Connor Abbott
2
-0
/
+249
2017-10-28
lima/gpir: fix the schedule load return wrong node index
Qiang Yu
1
-1
/
+4
2017-10-28
lima/gpir: more debug print for scheduler
Qiang Yu
1
-23
/
+46
2017-10-28
lima/ir: add LIMA_SHADER_DEBUG for ir print on/off
Qiang Yu
20
-186
/
+172
2017-10-28
lima: reset context dirty flags at once
Qiang Yu
1
-36
/
+2
2017-10-27
lima: for glBufferSubData
Qiang Yu
1
-0
/
+3
2017-10-26
lima/gpir: fix store node not insert to block node list
Qiang Yu
1
-0
/
+4
2017-10-26
lima/gpir: print scheduler statistic
Qiang Yu
1
-0
/
+47
2017-10-26
lima/gpir: limit load attr node usage
Qiang Yu
1
-45
/
+68
2017-10-24
lima/gpir: add neg codegen
Qiang Yu
2
-0
/
+13
2017-10-24
lima/gpir: add max node support
Qiang Yu
3
-14
/
+42
2017-10-24
lima/gpir: add rsqrt support
Qiang Yu
4
-3
/
+22
2017-10-24
lima/gpir: fix instr insert store free alu check
Qiang Yu
1
-1
/
+1
2017-10-24
lima/gpir: use gpir_instr_array
Qiang Yu
4
-7
/
+13
2017-10-24
lima/ppir: add ppir_lower_vec_to_scalar
Qiang Yu
1
-0
/
+102
2017-10-23
lima/gpir: add gpir_node_replace_pred
Qiang Yu
3
-26
/
+18
2017-10-23
lima/gpir: fix gpir_remove_all_created_node
Qiang Yu
1
-3
/
+7
2017-10-23
lima/gpir: scheduler insert load support use reg
Qiang Yu
1
-57
/
+240
2017-10-22
lima/gpir: drop the schedule reuse move code
Qiang Yu
1
-60
/
+1
2017-10-22
lima/ppir: support div/rcp node
Qiang Yu
5
-2
/
+10
2017-10-21
lima/gpir: optimiz instr insert slot choose
Qiang Yu
1
-0
/
+33
2017-10-21
lima: skip draw if no shader (compile fail)
Qiang Yu
1
-0
/
+5
2017-10-21
lima/ppir: fix ssa dest write mask not set
Qiang Yu
1
-0
/
+1
2017-10-21
lima/ppir: add neg lower
Qiang Yu
1
-0
/
+52
2017-10-21
lima/ppir: support max
Qiang Yu
4
-0
/
+9
2017-10-21
lima/ppir: support pow/exp2/log2
Qiang Yu
6
-1
/
+21
2017-10-21
lima/ppir: add rsqrt codegen
Qiang Yu
4
-1
/
+42
2017-10-21
lima/ppir: remove dot replicate option
Qiang Yu
2
-4
/
+3
2017-10-21
lima/ppir: fix codegen swizzle encode
Qiang Yu
1
-8
/
+12
2017-10-21
lima/ppir: add sum node codegen
Qiang Yu
5
-5
/
+14
2017-10-21
lima/ppir: add dot node lower
Qiang Yu
3
-0
/
+84
2017-10-20
lima: make info print when debug compile only
Qiang Yu
19
-98
/
+147
2017-10-19
lima/gpir: fix alu node schedule info print
Qiang Yu
1
-1
/
+6
2017-10-19
lima/gpir: add some TODO comments for scheduler
Qiang Yu
1
-2
/
+11
2017-10-19
lima/gpir: alu node schedule refine
Qiang Yu
1
-81
/
+108
2017-10-19
lima/gpir: add assert for dep max dist calc
Qiang Yu
1
-2
/
+6
2017-10-18
lima/gpir: refine schedule load reg
Qiang Yu
3
-54
/
+130
2017-10-15
lima/gpir: tmp solution for store reg in same instr
Qiang Yu
1
-0
/
+18
2017-10-15
lima/gpir: schedule load node early
Qiang Yu
1
-2
/
+5
2017-10-15
lima/gpir: handle schedule fail for move only case
Qiang Yu
1
-11
/
+66
2017-10-15
lima/gpir: add instr remove node
Qiang Yu
4
-17
/
+98
2017-10-15
lima/gpir: fix free slot calc when instr insert for complex1
Qiang Yu
1
-3
/
+9
2017-10-13
lima/gpir: reduce the schedule reg/move threshold
Qiang Yu
1
-1
/
+1
2017-10-13
lima/gpir: move pass ahead of complex slot for move node
Qiang Yu
1
-1
/
+1
2017-10-13
lima/gpir: fix instr free alu calc when insert store
Qiang Yu
1
-2
/
+11
2017-10-13
lima/gpir: print more info when fail to schedule a node
Qiang Yu
1
-0
/
+22
2017-10-13
lima/gpir: add rcp codegen
Qiang Yu
1
-1
/
+29
[next]