1
2
3
4
5
6
7
8
9
10
11
12
13
14
15
16
17
18
19
20
21
22
23
24
25
26
27
28
29
30
31
32
33
34
35
36
37
38
39
40
41
42
43
44
45
46
47
48
49
50
51
52
53
54
55
56
57
58
59
60
61
62
63
64
65
66
67
68
69
70
71
72
73
74
75
76
77
78
79
80
81
82
83
84
85
86
87
88
89
90
91
92
93
94
95
96
97
98
99
100
101
102
103
104
105
106
107
108
109
110
111
112
113
114
115
116
117
118
119
120
121
122
123
124
125
126
127
128
129
130
131
132
133
134
135
136
137
138
139
140
141
142
143
144
145
146
147
148
149
150
151
152
153
154
155
156
157
158
159
160
161
162
163
164
165
166
167
168
169
170
171
172
173
174
175
176
177
178
179
180
181
182
183
184
185
186
187
188
189
190
191
192
193
194
195
196
197
198
199
200
201
202
203
204
205
206
207
208
209
210
211
212
213
214
215
216
217
218
219
220
221
222
223
224
225
226
227
228
229
230
231
232
233
234
235
236
237
238
239
240
241
242
243
244
245
246
247
248
249
250
251
252
253
254
255
256
257
258
259
260
261
262
263
264
265
266
267
268
269
270
271
272
273
274
275
276
277
278
279
280
281
282
283
284
285
286
287
288
289
290
291
292
293
294
295
296
297
298
299
300
301
302
303
304
305
306
307
308
309
310
311
312
313
314
315
316
317
318
319
320
321
322
323
324
325
326
327
328
329
330
331
332
333
334
335
336
337
338
339
340
341
342
343
344
345
346
347
348
349
350
351
352
353
354
355
356
357
358
359
360
361
362
363
364
365
366
367
368
369
370
371
372
373
374
375
376
377
378
379
380
381
382
383
384
385
386
387
388
389
390
391
392
393
394
395
396
397
398
399
400
401
402
403
404
405
406
407
408
409
410
411
412
413
414
415
416
417
418
419
420
421
422
423
424
425
426
427
428
429
430
431
432
433
434
435
436
437
438
439
440
441
442
443
444
445
446
447
448
449
450
451
452
453
454
455
456
457
458
459
460
461
462
463
464
465
466
467
468
469
470
471
472
473
474
475
476
477
478
479
480
481
482
483
484
485
486
487
488
489
490
491
492
493
494
495
496
497
498
499
500
501
502
503
504
505
506
507
508
509
510
511
512
513
514
515
516
517
518
519
520
521
522
523
524
525
526
527
528
529
530
531
532
533
534
535
536
537
538
539
540
541
542
543
544
545
546
547
548
549
550
551
552
553
554
555
556
557
558
559
560
561
562
563
564
565
566
567
568
569
570
571
572
573
574
575
576
577
578
579
580
581
582
583
584
585
586
587
588
589
590
591
592
593
594
595
596
597
598
599
600
601
602
603
604
605
606
607
608
609
610
611
612
613
614
615
616
617
618
619
620
621
622
623
624
625
626
627
628
629
630
631
632
633
634
635
636
637
638
639
640
641
642
643
644
645
646
647
648
649
650
651
652
653
654
655
656
657
658
659
660
661
662
663
664
665
666
667
668
669
670
671
672
673
674
675
676
677
678
679
680
681
682
683
684
685
686
687
688
689
690
691
692
693
694
695
696
697
698
699
700
701
702
703
704
705
706
707
708
709
710
711
712
713
714
715
716
717
718
719
720
721
722
723
724
725
726
727
728
729
730
731
732
733
734
735
736
737
738
739
740
741
742
743
744
745
746
747
748
749
750
751
752
753
754
755
756
757
758
759
760
761
762
763
764
765
766
767
768
769
770
771
772
773
774
775
776
777
778
779
780
781
782
783
784
785
786
787
788
789
790
791
792
793
794
795
796
797
798
799
800
801
802
803
804
805
806
807
808
809
810
811
812
813
814
815
816
817
818
819
820
821
822
823
824
825
826
827
828
829
830
831
832
833
834
835
836
837
838
839
840
841
842
843
844
845
846
847
848
849
850
851
852
853
854
855
856
857
858
859
860
861
862
863
864
865
866
867
868
869
870
871
872
873
874
875
876
877
878
879
880
881
882
883
884
885
886
887
888
889
890
891
892
893
894
895
896
897
898
899
900
901
902
903
904
905
906
907
908
909
910
911
912
913
914
915
916
917
918
919
920
921
922
923
924
925
926
927
928
929
930
931
932
933
934
935
936
937
938
939
940
941
942
943
944
945
946
947
948
949
950
951
952
953
954
955
956
957
958
959
960
961
962
963
964
965
966
967
968
969
970
971
972
973
974
975
976
977
978
979
980
981
982
983
984
985
986
987
988
989
990
991
992
993
994
995
996
997
998
999
1000
1001
1002
1003
1004
1005
1006
1007
1008
1009
1010
1011
1012
1013
1014
1015
1016
1017
1018
1019
1020
1021
1022
1023
1024
1025
1026
1027
1028
1029
1030
1031
1032
1033
1034
1035
1036
1037
1038
1039
1040
1041
1042
1043
1044
1045
1046
1047
1048
1049
1050
1051
1052
1053
1054
1055
1056
1057
1058
1059
1060
1061
1062
1063
1064
1065
1066
1067
1068
1069
1070
1071
1072
1073
1074
1075
1076
1077
1078
1079
1080
1081
1082
1083
1084
1085
1086
1087
1088
1089
1090
1091
1092
1093
1094
1095
1096
1097
1098
1099
1100
1101
1102
1103
1104
1105
1106
1107
1108
1109
1110
1111
1112
1113
1114
1115
1116
1117
1118
1119
1120
1121
1122
1123
1124
1125
1126
1127
1128
1129
1130
1131
1132
1133
1134
1135
1136
1137
1138
1139
1140
1141
1142
1143
1144
1145
1146
1147
1148
1149
1150
1151
1152
1153
1154
1155
1156
1157
1158
1159
1160
1161
1162
1163
1164
1165
1166
1167
1168
1169
1170
1171
1172
1173
1174
1175
1176
1177
1178
1179
1180
1181
1182
1183
1184
1185
1186
1187
1188
1189
1190
1191
1192
1193
1194
1195
1196
1197
1198
1199
1200
1201
1202
1203
1204
1205
1206
1207
1208
1209
1210
1211
1212
1213
1214
1215
1216
1217
1218
1219
1220
1221
1222
1223
1224
1225
1226
1227
1228
1229
1230
1231
1232
1233
1234
1235
1236
1237
1238
1239
1240
1241
1242
1243
1244
1245
1246
1247
1248
1249
1250
1251
1252
1253
1254
1255
1256
1257
1258
1259
1260
1261
1262
1263
1264
1265
1266
1267
1268
1269
1270
1271
1272
1273
1274
1275
1276
1277
1278
1279
1280
1281
1282
1283
1284
1285
1286
1287
1288
1289
1290
1291
1292
1293
1294
1295
1296
1297
1298
1299
1300
1301
1302
1303
1304
1305
1306
1307
1308
1309
1310
1311
1312
1313
1314
1315
1316
1317
1318
1319
1320
1321
1322
1323
1324
1325
1326
1327
1328
1329
1330
1331
1332
1333
1334
1335
1336
1337
1338
1339
1340
1341
1342
1343
1344
1345
1346
1347
1348
1349
1350
1351
1352
1353
1354
1355
1356
1357
1358
1359
1360
1361
1362
1363
1364
1365
1366
1367
1368
1369
1370
1371
1372
1373
1374
1375
1376
1377
1378
1379
1380
1381
1382
1383
1384
1385
1386
1387
1388
1389
1390
1391
1392
1393
1394
1395
1396
1397
1398
1399
1400
1401
1402
1403
1404
1405
1406
1407
1408
1409
1410
1411
1412
1413
1414
1415
1416
1417
1418
1419
1420
1421
1422
1423
1424
1425
1426
1427
1428
1429
1430
1431
1432
1433
1434
1435
1436
1437
1438
1439
1440
1441
1442
1443
1444
1445
1446
1447
1448
1449
1450
1451
1452
1453
1454
1455
1456
1457
1458
1459
1460
1461
1462
1463
1464
1465
1466
1467
1468
1469
1470
1471
1472
1473
1474
1475
1476
1477
1478
1479
1480
1481
1482
1483
1484
1485
1486
1487
1488
1489
1490
1491
1492
1493
1494
1495
1496
1497
1498
1499
1500
1501
1502
1503
1504
1505
1506
1507
1508
1509
1510
1511
1512
1513
1514
1515
1516
1517
1518
1519
1520
1521
1522
1523
1524
1525
1526
1527
1528
1529
1530
1531
1532
1533
1534
1535
1536
1537
1538
1539
1540
1541
1542
1543
1544
1545
1546
1547
1548
1549
1550
1551
1552
1553
1554
1555
1556
1557
1558
1559
1560
1561
1562
1563
1564
1565
1566
1567
1568
1569
1570
1571
1572
1573
1574
1575
1576
1577
1578
1579
1580
1581
1582
1583
1584
1585
1586
1587
1588
1589
1590
1591
1592
1593
1594
1595
1596
1597
1598
1599
1600
1601
1602
1603
1604
1605
1606
1607
1608
1609
1610
1611
1612
1613
1614
1615
1616
1617
1618
1619
1620
1621
1622
1623
1624
1625
1626
1627
1628
1629
1630
1631
1632
1633
1634
1635
1636
1637
1638
1639
1640
1641
1642
1643
1644
1645
1646
1647
1648
1649
1650
1651
1652
1653
1654
1655
1656
1657
1658
1659
1660
1661
1662
1663
1664
1665
1666
1667
1668
1669
1670
1671
1672
1673
1674
1675
1676
1677
1678
1679
1680
1681
1682
1683
1684
1685
1686
1687
1688
1689
1690
1691
1692
1693
1694
1695
1696
1697
1698
1699
1700
1701
1702
1703
1704
1705
1706
1707
1708
1709
1710
1711
1712
1713
1714
1715
1716
1717
1718
1719
1720
1721
1722
1723
1724
1725
1726
1727
1728
1729
1730
1731
1732
1733
1734
1735
1736
1737
1738
1739
1740
1741
1742
1743
1744
1745
1746
1747
1748
1749
1750
1751
1752
1753
1754
1755
1756
1757
1758
1759
1760
1761
1762
1763
1764
1765
1766
1767
1768
1769
1770
1771
1772
1773
1774
1775
1776
1777
1778
1779
1780
1781
1782
1783
1784
1785
1786
1787
1788
1789
1790
1791
1792
1793
1794
1795
1796
1797
1798
1799
1800
1801
1802
1803
1804
1805
1806
1807
1808
1809
1810
1811
1812
1813
1814
1815
1816
1817
1818
1819
1820
1821
1822
1823
1824
1825
1826
1827
1828
1829
1830
1831
1832
1833
1834
1835
1836
1837
1838
1839
1840
1841
1842
1843
1844
1845
1846
1847
1848
1849
1850
1851
1852
1853
1854
1855
1856
1857
1858
1859
1860
1861
1862
1863
1864
1865
1866
1867
1868
1869
1870
1871
1872
1873
1874
1875
1876
1877
1878
1879
1880
1881
1882
1883
1884
1885
1886
1887
1888
1889
1890
1891
1892
1893
1894
1895
1896
1897
1898
1899
1900
1901
1902
1903
1904
1905
1906
1907
1908
1909
1910
1911
1912
1913
1914
1915
1916
1917
1918
1919
1920
1921
1922
1923
1924
1925
1926
1927
1928
1929
1930
1931
1932
1933
1934
1935
1936
1937
1938
1939
1940
1941
1942
1943
1944
1945
1946
1947
1948
1949
1950
1951
1952
1953
1954
1955
1956
1957
1958
1959
1960
1961
1962
1963
1964
1965
1966
1967
1968
1969
1970
1971
1972
1973
1974
1975
1976
1977
1978
1979
1980
1981
1982
1983
1984
1985
1986
1987
1988
1989
1990
1991
1992
1993
1994
1995
1996
1997
1998
1999
2000
2001
2002
2003
2004
2005
2006
2007
2008
2009
2010
2011
2012
2013
2014
2015
2016
2017
2018
2019
2020
2021
2022
2023
2024
2025
2026
2027
2028
2029
2030
2031
2032
2033
2034
2035
2036
2037
2038
2039
2040
2041
2042
2043
2044
2045
2046
2047
2048
2049
2050
2051
2052
2053
2054
2055
2056
2057
2058
2059
2060
2061
2062
2063
2064
2065
2066
2067
2068
2069
2070
2071
2072
2073
2074
2075
2076
2077
2078
2079
2080
2081
2082
2083
2084
2085
2086
2087
2088
2089
2090
2091
2092
2093
2094
2095
2096
2097
2098
2099
2100
2101
2102
2103
2104
2105
2106
2107
2108
2109
2110
2111
2112
2113
2114
2115
2116
2117
2118
2119
2120
2121
2122
2123
2124
2125
2126
2127
2128
2129
2130
2131
2132
2133
2134
2135
2136
2137
2138
2139
2140
2141
2142
2143
2144
2145
2146
2147
2148
2149
2150
2151
2152
2153
2154
2155
2156
2157
2158
2159
2160
2161
2162
2163
2164
2165
2166
2167
2168
2169
2170
2171
2172
2173
2174
2175
2176
2177
2178
2179
2180
2181
2182
2183
2184
2185
2186
2187
2188
2189
2190
2191
2192
2193
2194
2195
2196
2197
2198
2199
2200
2201
2202
2203
2204
2205
2206
2207
2208
2209
2210
2211
2212
2213
2214
2215
2216
2217
2218
2219
2220
2221
2222
2223
2224
2225
2226
2227
2228
2229
2230
2231
2232
2233
2234
2235
2236
2237
2238
2239
2240
2241
2242
2243
2244
2245
2246
2247
2248
2249
2250
2251
2252
2253
2254
2255
2256
2257
2258
2259
2260
2261
2262
2263
2264
2265
2266
2267
2268
2269
2270
2271
2272
2273
2274
2275
2276
2277
2278
2279
2280
2281
2282
2283
2284
2285
2286
2287
2288
2289
2290
2291
2292
2293
2294
2295
2296
2297
2298
2299
2300
2301
2302
2303
2304
2305
2306
2307
2308
2309
2310
2311
2312
2313
2314
2315
2316
2317
2318
2319
2320
2321
2322
2323
2324
2325
2326
2327
2328
2329
2330
2331
2332
2333
2334
2335
2336
2337
2338
2339
2340
2341
2342
2343
2344
2345
2346
2347
2348
2349
2350
2351
2352
2353
2354
2355
2356
2357
2358
2359
2360
2361
2362
2363
2364
2365
2366
2367
2368
2369
2370
2371
2372
2373
2374
2375
2376
2377
2378
2379
2380
2381
2382
2383
2384
2385
2386
2387
2388
2389
2390
2391
2392
2393
2394
2395
2396
2397
2398
2399
2400
2401
2402
2403
2404
2405
2406
2407
2408
2409
2410
2411
2412
2413
2414
2415
2416
2417
2418
2419
2420
2421
2422
2423
2424
2425
2426
2427
2428
2429
2430
2431
2432
2433
2434
2435
2436
2437
2438
2439
2440
2441
2442
2443
2444
2445
2446
2447
2448
2449
2450
2451
2452
2453
2454
2455
2456
2457
2458
2459
2460
2461
2462
2463
2464
2465
2466
2467
2468
2469
2470
2471
2472
2473
2474
2475
2476
2477
2478
2479
2480
2481
2482
2483
2484
2485
2486
2487
2488
2489
2490
2491
2492
2493
2494
2495
2496
2497
2498
2499
2500
2501
2502
2503
2504
2505
2506
2507
2508
2509
2510
2511
2512
2513
2514
2515
2516
2517
2518
2519
2520
2521
2522
2523
2524
2525
2526
2527
2528
2529
2530
2531
2532
2533
2534
2535
2536
2537
2538
2539
2540
2541
2542
2543
2544
2545
2546
2547
2548
2549
2550
2551
2552
2553
2554
2555
2556
2557
2558
2559
2560
2561
2562
2563
2564
2565
2566
2567
2568
2569
2570
2571
2572
2573
2574
2575
2576
2577
2578
2579
2580
2581
2582
2583
2584
2585
2586
2587
2588
2589
2590
2591
2592
2593
2594
2595
2596
2597
2598
2599
2600
2601
2602
2603
2604
2605
2606
2607
2608
2609
2610
2611
2612
2613
2614
2615
2616
2617
2618
2619
2620
2621
2622
2623
2624
2625
2626
2627
2628
2629
2630
2631
2632
2633
2634
2635
2636
2637
2638
2639
2640
2641
2642
2643
2644
2645
2646
2647
2648
2649
2650
2651
2652
2653
2654
2655
2656
2657
2658
2659
2660
2661
2662
2663
2664
2665
2666
2667
2668
2669
2670
2671
2672
2673
2674
2675
2676
2677
2678
2679
2680
2681
2682
2683
2684
2685
2686
2687
2688
2689
2690
2691
2692
2693
2694
2695
2696
2697
2698
2699
2700
2701
2702
2703
2704
2705
2706
2707
2708
2709
2710
2711
2712
2713
2714
2715
2716
2717
2718
2719
2720
2721
2722
2723
2724
2725
2726
2727
2728
2729
2730
2731
2732
2733
2734
2735
2736
2737
2738
2739
2740
2741
2742
2743
2744
2745
2746
2747
2748
2749
2750
2751
2752
2753
2754
2755
2756
2757
2758
2759
2760
2761
2762
2763
2764
2765
2766
2767
2768
2769
2770
2771
2772
2773
2774
2775
2776
2777
2778
2779
2780
2781
2782
2783
2784
2785
2786
2787
2788
2789
2790
2791
2792
2793
2794
2795
2796
2797
2798
2799
2800
2801
2802
2803
2804
2805
2806
2807
2808
2809
2810
2811
2812
2813
2814
2815
2816
2817
2818
2819
2820
2821
2822
2823
2824
2825
2826
2827
2828
2829
2830
2831
2832
2833
2834
2835
2836
2837
2838
2839
2840
2841
2842
2843
2844
2845
2846
2847
2848
2849
2850
2851
2852
2853
2854
2855
2856
2857
2858
2859
2860
2861
2862
2863
2864
2865
2866
2867
2868
2869
2870
2871
2872
2873
2874
2875
2876
2877
2878
2879
2880
2881
2882
2883
2884
2885
2886
2887
2888
2889
2890
2891
2892
2893
2894
2895
2896
2897
2898
2899
2900
2901
2902
2903
2904
2905
2906
2907
2908
2909
2910
2911
2912
2913
2914
2915
2916
2917
2918
2919
2920
2921
2922
2923
2924
2925
2926
2927
2928
2929
2930
2931
2932
2933
2934
2935
2936
2937
2938
2939
2940
2941
2942
2943
2944
2945
2946
2947
2948
2949
2950
2951
2952
2953
2954
2955
2956
2957
2958
2959
2960
2961
2962
2963
2964
2965
2966
2967
2968
2969
2970
2971
2972
2973
2974
2975
2976
2977
2978
2979
2980
2981
2982
2983
2984
2985
2986
2987
2988
2989
2990
2991
2992
2993
2994
2995
2996
2997
2998
2999
3000
3001
3002
3003
3004
3005
3006
3007
3008
3009
3010
3011
3012
3013
3014
3015
3016
3017
3018
3019
3020
3021
3022
3023
3024
3025
3026
3027
3028
3029
3030
3031
3032
3033
3034
3035
3036
3037
3038
3039
3040
3041
3042
3043
3044
3045
3046
3047
3048
3049
3050
3051
3052
3053
3054
3055
3056
3057
3058
3059
3060
3061
3062
3063
3064
3065
3066
3067
3068
3069
3070
3071
3072
3073
3074
3075
3076
3077
3078
3079
3080
3081
3082
3083
3084
3085
3086
3087
3088
3089
3090
3091
3092
3093
3094
3095
3096
3097
3098
3099
3100
3101
3102
3103
3104
3105
3106
3107
3108
3109
3110
3111
3112
3113
3114
3115
3116
3117
3118
3119
3120
3121
3122
3123
3124
3125
3126
3127
3128
3129
3130
3131
3132
3133
3134
3135
3136
3137
3138
3139
3140
3141
3142
3143
3144
3145
3146
3147
3148
3149
3150
3151
3152
3153
3154
3155
3156
3157
3158
3159
3160
3161
3162
3163
3164
3165
3166
3167
3168
3169
3170
3171
3172
3173
3174
3175
3176
3177
3178
3179
3180
3181
3182
3183
3184
3185
3186
3187
3188
3189
3190
3191
3192
3193
3194
3195
3196
3197
3198
3199
3200
3201
3202
3203
3204
3205
3206
3207
3208
3209
3210
3211
3212
3213
3214
3215
3216
3217
3218
3219
3220
3221
3222
3223
3224
3225
3226
3227
3228
3229
3230
3231
3232
3233
3234
3235
3236
3237
3238
3239
3240
3241
3242
3243
3244
3245
3246
3247
3248
3249
3250
3251
3252
3253
3254
3255
3256
3257
3258
3259
3260
3261
3262
3263
3264
3265
3266
3267
3268
3269
3270
3271
3272
3273
3274
3275
3276
3277
3278
3279
3280
3281
3282
3283
3284
3285
3286
3287
3288
3289
3290
3291
3292
3293
3294
3295
3296
3297
3298
3299
3300
3301
3302
3303
3304
3305
3306
3307
3308
3309
3310
3311
3312
3313
3314
3315
3316
3317
3318
3319
3320
3321
3322
3323
3324
3325
3326
3327
3328
3329
3330
3331
3332
3333
3334
3335
3336
3337
3338
3339
3340
3341
3342
3343
3344
3345
3346
3347
3348
3349
3350
3351
3352
3353
3354
3355
3356
3357
3358
3359
3360
3361
3362
3363
3364
3365
3366
3367
3368
3369
3370
3371
3372
3373
3374
3375
3376
3377
3378
3379
3380
3381
3382
3383
3384
3385
3386
3387
3388
3389
3390
3391
3392
3393
3394
3395
3396
3397
3398
3399
3400
3401
3402
3403
3404
3405
3406
3407
3408
3409
3410
3411
3412
3413
3414
3415
3416
3417
3418
3419
3420
3421
3422
3423
3424
3425
3426
3427
3428
3429
3430
3431
3432
3433
3434
3435
3436
3437
3438
3439
3440
3441
3442
3443
3444
3445
3446
3447
3448
3449
3450
3451
3452
3453
3454
3455
3456
3457
3458
3459
3460
3461
3462
3463
3464
3465
3466
3467
3468
3469
3470
3471
3472
3473
3474
3475
3476
3477
3478
3479
3480
3481
3482
3483
3484
3485
3486
3487
3488
3489
3490
3491
3492
3493
3494
3495
3496
3497
3498
3499
3500
3501
3502
3503
3504
3505
3506
3507
3508
3509
3510
3511
3512
3513
3514
3515
3516
3517
3518
3519
3520
3521
3522
3523
3524
3525
3526
3527
3528
3529
3530
3531
3532
3533
3534
3535
3536
3537
3538
3539
3540
3541
3542
3543
3544
3545
3546
3547
3548
3549
3550
3551
3552
3553
3554
3555
3556
3557
3558
3559
3560
3561
3562
3563
3564
3565
3566
3567
3568
3569
3570
3571
3572
3573
3574
3575
3576
3577
3578
3579
3580
3581
3582
3583
3584
3585
3586
3587
3588
3589
3590
3591
3592
3593
3594
3595
3596
3597
3598
3599
3600
3601
3602
3603
3604
3605
3606
3607
3608
3609
3610
3611
3612
3613
3614
3615
3616
3617
3618
3619
3620
3621
3622
3623
3624
3625
3626
3627
3628
3629
3630
3631
3632
3633
3634
3635
3636
3637
3638
3639
3640
3641
3642
3643
3644
3645
3646
3647
3648
3649
3650
3651
3652
3653
3654
3655
3656
3657
3658
3659
3660
3661
3662
3663
3664
3665
3666
3667
3668
3669
3670
3671
3672
3673
3674
3675
3676
3677
3678
3679
3680
3681
3682
3683
3684
3685
3686
3687
3688
3689
3690
3691
3692
3693
3694
3695
3696
3697
3698
3699
3700
3701
3702
3703
3704
3705
3706
3707
3708
3709
3710
3711
3712
3713
3714
3715
3716
3717
3718
3719
3720
3721
3722
3723
3724
3725
3726
3727
3728
3729
3730
3731
3732
3733
3734
3735
3736
3737
3738
3739
3740
3741
3742
3743
3744
3745
3746
3747
3748
3749
3750
3751
3752
3753
3754
3755
3756
3757
3758
3759
3760
3761
3762
3763
3764
3765
3766
3767
3768
3769
3770
3771
3772
3773
3774
3775
3776
3777
3778
3779
3780
3781
3782
3783
3784
3785
3786
3787
3788
3789
3790
3791
3792
3793
3794
3795
3796
3797
3798
3799
3800
3801
3802
3803
3804
3805
3806
3807
3808
3809
3810
3811
3812
3813
3814
3815
3816
3817
3818
3819
3820
3821
3822
3823
3824
3825
3826
3827
3828
3829
3830
3831
3832
3833
3834
3835
3836
3837
3838
3839
3840
3841
3842
3843
3844
3845
3846
3847
3848
3849
3850
3851
3852
3853
3854
3855
3856
3857
3858
3859
3860
3861
3862
3863
3864
3865
3866
3867
3868
3869
3870
3871
3872
3873
3874
3875
3876
3877
3878
3879
3880
3881
3882
3883
3884
3885
3886
3887
3888
3889
3890
3891
3892
3893
3894
3895
3896
3897
3898
3899
3900
3901
3902
3903
3904
3905
3906
3907
3908
3909
3910
3911
3912
3913
3914
3915
3916
3917
3918
3919
3920
3921
3922
3923
3924
3925
3926
3927
3928
3929
3930
3931
3932
3933
3934
3935
3936
3937
3938
3939
3940
3941
3942
3943
3944
3945
3946
3947
3948
3949
3950
3951
3952
3953
3954
3955
3956
3957
3958
3959
3960
3961
3962
3963
3964
3965
3966
3967
3968
3969
3970
3971
3972
3973
3974
3975
3976
3977
3978
3979
3980
3981
3982
3983
3984
3985
3986
3987
3988
3989
3990
3991
3992
3993
3994
3995
3996
3997
3998
3999
4000
4001
4002
4003
4004
4005
4006
4007
4008
4009
4010
4011
4012
4013
4014
4015
4016
4017
4018
4019
4020
4021
4022
4023
4024
4025
4026
4027
4028
4029
4030
4031
4032
4033
4034
4035
4036
4037
4038
4039
4040
4041
4042
4043
4044
4045
4046
4047
4048
4049
4050
4051
4052
4053
4054
4055
4056
4057
4058
4059
4060
4061
4062
4063
4064
4065
4066
4067
4068
4069
4070
4071
4072
4073
4074
4075
4076
4077
4078
4079
4080
4081
4082
4083
4084
4085
4086
4087
4088
4089
4090
4091
4092
4093
4094
4095
4096
4097
4098
4099
4100
4101
4102
4103
4104
4105
4106
4107
4108
4109
4110
4111
4112
4113
4114
4115
4116
4117
4118
4119
4120
4121
4122
4123
4124
4125
4126
4127
4128
4129
4130
4131
4132
4133
4134
4135
4136
4137
4138
4139
4140
4141
4142
4143
4144
4145
4146
4147
4148
4149
4150
4151
4152
4153
4154
4155
4156
4157
4158
4159
4160
4161
4162
4163
4164
4165
4166
4167
4168
4169
4170
4171
4172
4173
4174
4175
4176
4177
4178
4179
4180
4181
4182
4183
4184
4185
4186
4187
4188
4189
4190
4191
4192
4193
4194
4195
4196
4197
4198
4199
4200
4201
4202
4203
4204
4205
4206
4207
4208
4209
4210
4211
4212
4213
4214
4215
4216
4217
4218
4219
4220
4221
4222
4223
4224
4225
4226
4227
4228
4229
4230
4231
4232
4233
4234
4235
4236
4237
4238
4239
4240
4241
4242
4243
4244
4245
4246
4247
4248
4249
4250
4251
4252
4253
4254
4255
4256
4257
4258
4259
4260
4261
4262
4263
4264
4265
4266
4267
4268
4269
4270
4271
4272
4273
4274
4275
4276
4277
4278
4279
4280
4281
4282
4283
4284
4285
4286
4287
4288
4289
4290
4291
4292
4293
4294
4295
4296
4297
4298
4299
4300
4301
4302
4303
4304
4305
4306
4307
4308
4309
4310
4311
4312
4313
4314
4315
4316
4317
4318
4319
4320
4321
4322
4323
4324
4325
4326
4327
4328
4329
4330
4331
4332
4333
4334
4335
4336
4337
4338
4339
4340
4341
4342
4343
4344
4345
4346
4347
4348
4349
4350
4351
4352
4353
4354
4355
4356
4357
4358
4359
4360
4361
4362
4363
4364
4365
4366
4367
4368
4369
4370
4371
4372
4373
4374
4375
4376
4377
4378
4379
4380
4381
4382
4383
4384
4385
4386
4387
4388
4389
4390
4391
4392
4393
4394
4395
4396
4397
4398
4399
4400
4401
4402
4403
4404
4405
4406
4407
4408
4409
4410
4411
4412
4413
4414
4415
4416
4417
4418
4419
4420
4421
4422
4423
4424
4425
4426
4427
4428
4429
4430
4431
4432
4433
4434
4435
4436
4437
4438
4439
4440
4441
4442
4443
4444
4445
4446
4447
4448
4449
4450
4451
4452
4453
4454
4455
4456
4457
4458
4459
4460
4461
4462
4463
4464
4465
4466
4467
4468
4469
4470
4471
4472
4473
4474
4475
4476
4477
4478
4479
4480
4481
4482
4483
4484
4485
4486
4487
4488
4489
4490
4491
4492
4493
4494
4495
4496
4497
4498
4499
4500
4501
4502
4503
4504
4505
4506
4507
4508
4509
4510
4511
4512
4513
4514
4515
4516
4517
4518
4519
4520
4521
4522
4523
4524
4525
4526
4527
4528
4529
4530
4531
4532
4533
4534
4535
4536
4537
4538
4539
4540
4541
4542
4543
4544
4545
4546
4547
4548
4549
4550
4551
4552
4553
4554
4555
4556
4557
4558
4559
4560
4561
4562
4563
4564
4565
4566
4567
4568
4569
4570
4571
4572
4573
4574
4575
4576
4577
4578
4579
4580
4581
4582
4583
4584
4585
4586
4587
4588
4589
4590
4591
4592
4593
4594
4595
4596
4597
4598
4599
4600
4601
4602
4603
4604
4605
4606
4607
4608
4609
4610
4611
4612
4613
4614
4615
4616
4617
4618
4619
4620
4621
4622
4623
4624
4625
4626
4627
4628
4629
4630
4631
4632
4633
4634
4635
4636
4637
4638
4639
4640
4641
4642
4643
4644
4645
4646
4647
4648
4649
4650
4651
4652
4653
4654
4655
4656
4657
4658
4659
4660
4661
4662
4663
4664
4665
4666
4667
4668
4669
4670
4671
4672
4673
4674
4675
4676
4677
4678
4679
4680
4681
4682
4683
4684
4685
4686
4687
4688
4689
4690
4691
4692
4693
4694
4695
4696
4697
4698
4699
4700
4701
4702
4703
4704
4705
4706
4707
4708
4709
4710
4711
4712
4713
4714
4715
4716
4717
4718
4719
4720
4721
4722
4723
4724
4725
4726
4727
4728
4729
4730
4731
4732
4733
4734
4735
4736
4737
4738
4739
4740
4741
4742
4743
4744
4745
4746
4747
4748
4749
4750
4751
4752
4753
4754
4755
4756
4757
4758
4759
4760
4761
4762
4763
4764
4765
4766
4767
4768
4769
4770
4771
4772
4773
4774
4775
4776
4777
4778
4779
4780
4781
4782
4783
4784
4785
4786
4787
4788
4789
4790
4791
4792
4793
4794
4795
4796
4797
4798
4799
4800
4801
4802
4803
4804
4805
4806
4807
4808
4809
4810
4811
4812
4813
4814
4815
4816
4817
4818
4819
4820
4821
4822
4823
4824
4825
4826
4827
4828
4829
4830
4831
4832
4833
4834
4835
4836
4837
4838
4839
4840
4841
4842
4843
4844
4845
4846
4847
4848
4849
4850
4851
4852
4853
4854
4855
4856
4857
4858
4859
4860
4861
4862
4863
4864
4865
4866
4867
4868
4869
4870
4871
4872
4873
4874
4875
4876
4877
4878
4879
4880
4881
4882
4883
4884
4885
4886
4887
4888
4889
4890
4891
4892
4893
4894
4895
4896
4897
4898
4899
4900
4901
4902
4903
4904
4905
4906
4907
4908
4909
4910
4911
4912
4913
4914
4915
4916
4917
4918
4919
4920
4921
4922
4923
4924
4925
4926
4927
4928
4929
4930
4931
4932
4933
4934
4935
4936
4937
4938
4939
4940
4941
4942
4943
4944
4945
4946
4947
4948
4949
4950
4951
4952
4953
4954
4955
4956
4957
4958
4959
4960
4961
4962
4963
4964
4965
4966
4967
4968
4969
4970
4971
4972
4973
4974
4975
4976
4977
4978
4979
4980
4981
4982
4983
4984
4985
4986
4987
4988
4989
4990
4991
4992
4993
4994
4995
4996
4997
4998
4999
5000
5001
5002
5003
5004
5005
5006
5007
5008
5009
5010
5011
5012
5013
5014
5015
5016
5017
5018
5019
5020
5021
5022
5023
5024
5025
5026
5027
5028
5029
5030
5031
5032
5033
5034
5035
5036
5037
5038
5039
5040
5041
5042
5043
5044
5045
5046
5047
5048
5049
5050
5051
5052
5053
5054
5055
5056
5057
5058
5059
5060
5061
5062
5063
5064
5065
5066
5067
5068
5069
5070
5071
5072
5073
5074
5075
5076
5077
5078
5079
5080
5081
5082
5083
5084
5085
5086
5087
5088
5089
5090
5091
5092
5093
5094
5095
5096
5097
5098
5099
5100
5101
5102
5103
5104
5105
5106
5107
5108
5109
5110
5111
5112
5113
5114
5115
5116
5117
5118
5119
5120
5121
5122
5123
5124
5125
5126
5127
5128
5129
5130
5131
5132
5133
5134
5135
5136
5137
5138
5139
5140
5141
5142
5143
5144
5145
5146
5147
5148
5149
5150
5151
5152
5153
5154
5155
5156
5157
5158
5159
5160
5161
5162
5163
5164
5165
5166
5167
5168
5169
5170
5171
5172
5173
5174
5175
5176
5177
5178
5179
5180
5181
5182
5183
5184
5185
5186
5187
5188
5189
5190
5191
5192
5193
5194
5195
5196
5197
5198
5199
5200
5201
5202
5203
5204
5205
5206
5207
5208
5209
5210
5211
5212
5213
|
Revision 1.0 February 25, 2008
1. Registers
1.1 Color Buffer Registers
CB:RB3D_AARESOLVE_CTL · [R/W] · 32 bits · Access: 8/16/32 · MMReg:0x4e88
DESCRIPTION: Resolve Buffer Control. Unpipelined
Field Name Bits Default Description
AARESOLVE_MODE 0 0x0 Specifies if the color buffer is in resolve mode. The
cache must be empty before changing this register.
POSSIBLE VALUES:
00 - Normal operation.
01 - Resolve operation.
AARESOLVE_GAMMA 1 none Specifies the gamma and degamma to be applied to the
samples before and after filtering, respectively.
POSSIBLE VALUES:
00 - 1.0
01 - 2.2
CB:RB3D_AARESOLVE_OFFSET · [R/W] · 32 bits · Access: 8/16/32 · MMReg:0x4e80
DESCRIPTION: Resolve buffer destination address. The cache must be empty before changing this register if the
cb is in resolve mode. Unpipelined
Field Name Bits Default Description
AARESOLVE_OFFSET 31:5 none 256-bit aligned 3D resolve destination offset.
CB:RB3D_AARESOLVE_PITCH · [R/W] · 32 bits · Access: 8/16/32 · MMReg:0x4e84
DESCRIPTION: Resolve Buffer Pitch and Tiling Control. The cache must be empty before changing this register if
the cb is in resolve mode. Unpipelined
Field Name Bits Default Description
AARESOLVE_PITCH 13:1 none 3D destination pitch in multiples of 2-pixels.
CB:RB3D_ABLENDCNTL · [R/W] · 32 bits · Access: 8/16/32 · MMReg:0x4e08
DESCRIPTION: Alpha Blend Control for Alpha Channel. Pipelined through the blender.
Field Name Bits Default Description
COMB_FCN 14:12 none Combine Function , Allows modification of how the
SRCBLEND and DESTBLEND are combined.
POSSIBLE VALUES:
00 - Add and Clamp
01 - Add but no Clamp
© 2008 Advanced Micro Devices, Inc.
Proprietary 5
Revision 1.0 February 25, 2008
02 - Subtract Dst from Src, and Clamp
03 - Subtract Dst from Src, and don`t Clamp
04 - Minimum of Src, Dst (the src and dst blend
functions are forced to D3D_ONE)
05 - Maximum of Src, Dst (the src and dst blend
functions are forced to D3D_ONE)
06 - Subtract Src from Dst, and Clamp
07 - Subtract Src from Dst, and don`t Clamp
SRCBLEND 21:16 none Source Blend Function , Alpha blending function (SRC).
POSSIBLE VALUES:
00 - RESERVED
01 - D3D_ZERO
02 - D3D_ONE
03 - D3D_SRCCOLOR
04 - D3D_INVSRCCOLOR
05 - D3D_SRCALPHA
06 - D3D_INVSRCALPHA
07 - D3D_DESTALPHA
08 - D3D_INVDESTALPHA
09 - D3D_DESTCOLOR
10 - D3D_INVDESTCOLOR
11 - D3D_SRCALPHASAT
12 - D3D_BOTHSRCALPHA
13 - D3D_BOTHINVSRCALPHA
14 - RESERVED
15 - RESERVED
16 - RESERVED
17 - RESERVED
18 - RESERVED
19 - RESERVED
20 - RESERVED
21 - RESERVED
22 - RESERVED
23 - RESERVED
24 - RESERVED
25 - RESERVED
26 - RESERVED
27 - RESERVED
28 - RESERVED
29 - RESERVED
30 - RESERVED
31 - RESERVED
32 - GL_ZERO
33 - GL_ONE
34 - GL_SRC_COLOR
35 - GL_ONE_MINUS_SRC_COLOR
36 - GL_DST_COLOR
37 - GL_ONE_MINUS_DST_COLOR
38 - GL_SRC_ALPHA
39 - GL_ONE_MINUS_SRC_ALPHA
40 - GL_DST_ALPHA
41 - GL_ONE_MINUS_DST_ALPHA
© 2008 Advanced Micro Devices, Inc.
Proprietary 6
Revision 1.0 February 25, 2008
42 - GL_SRC_ALPHA_SATURATE
43 - GL_CONSTANT_COLOR
44 - GL_ONE_MINUS_CONSTANT_COLOR
45 - GL_CONSTANT_ALPHA
46 - GL_ONE_MINUS_CONSTANT_ALPHA
47 - RESERVED
48 - RESERVED
49 - RESERVED
50 - RESERVED
51 - RESERVED
52 - RESERVED
53 - RESERVED
54 - RESERVED
55 - RESERVED
56 - RESERVED
57 - RESERVED
58 - RESERVED
59 - RESERVED
60 - RESERVED
61 - RESERVED
62 - RESERVED
63 - RESERVED
DESTBLEND 29:24 none Destination Blend Function , Alpha blending function
(DST).
POSSIBLE VALUES:
00 - RESERVED
01 - D3D_ZERO
02 - D3D_ONE
03 - D3D_SRCCOLOR
04 - D3D_INVSRCCOLOR
05 - D3D_SRCALPHA
06 - D3D_INVSRCALPHA
07 - D3D_DESTALPHA
08 - D3D_INVDESTALPHA
09 - D3D_DESTCOLOR
10 - D3D_INVDESTCOLOR
11 - RESERVED
12 - RESERVED
13 - RESERVED
14 - RESERVED
15 - RESERVED
16 - RESERVED
17 - RESERVED
18 - RESERVED
19 - RESERVED
20 - RESERVED
21 - RESERVED
22 - RESERVED
23 - RESERVED
24 - RESERVED
25 - RESERVED
26 - RESERVED
© 2008 Advanced Micro Devices, Inc.
Proprietary 7
Revision 1.0 February 25, 2008
27 - RESERVED
28 - RESERVED
29 - RESERVED
30 - RESERVED
31 - RESERVED
32 - GL_ZERO
33 - GL_ONE
34 - GL_SRC_COLOR
35 - GL_ONE_MINUS_SRC_COLOR
36 - GL_DST_COLOR
37 - GL_ONE_MINUS_DST_COLOR
38 - GL_SRC_ALPHA
39 - GL_ONE_MINUS_SRC_ALPHA
40 - GL_DST_ALPHA
41 - GL_ONE_MINUS_DST_ALPHA
42 - RESERVED
43 - GL_CONSTANT_COLOR
44 - GL_ONE_MINUS_CONSTANT_COLOR
45 - GL_CONSTANT_ALPHA
46 - GL_ONE_MINUS_CONSTANT_ALPHA
47 - RESERVED
48 - RESERVED
49 - RESERVED
50 - RESERVED
51 - RESERVED
52 - RESERVED
53 - RESERVED
54 - RESERVED
55 - RESERVED
56 - RESERVED
57 - RESERVED
58 - RESERVED
59 - RESERVED
60 - RESERVED
61 - RESERVED
62 - RESERVED
63 - RESERVED
CB:RB3D_BLENDCNTL · [R/W] · 32 bits · Access: 8/16/32 · MMReg:0x4e04
DESCRIPTION: Alpha Blend Control for Color Channels. Pipelined through the blender.
Field Name Bits Default Description
ALPHA_BLEND_ENABLE 0 0x0 Allow alpha blending with the destination.
POSSIBLE VALUES:
00 - Disable
01 - Enable
SEPARATE_ALPHA_ENABLE 1 0x0 Enables use of RB3D_ABLENDCNTL
POSSIBLE VALUES:
00 - Disabled (Use RB3D_BLENDCNTL)
© 2008 Advanced Micro Devices, Inc.
Proprietary 8
Revision 1.0 February 25, 2008
01 - Enabled (Use RB3D_ABLENDCNTL)
READ_ENABLE 2 0x1 When blending is enabled, this enables memory reads.
Memory reads will still occur when this is disabled if
they are for reasons not related to blending.
POSSIBLE VALUES:
00 - Disable reads
01 - Enable reads
DISCARD_SRC_PIXELS 5:3 0x0 Discard pixels when blending is enabled based on the src
color.
POSSIBLE VALUES:
00 - Disable
01 - Discard pixels if src alpha == 0
02 - Discard pixels if src color == 0
03 - Discard pixels if (src alpha == 0) && (src color
== 0)
04 - Discard pixels if src alpha == 1
05 - Discard pixels if src color == 1
06 - Discard pixels if (src alpha == 1) && (src color
== 1)
07 - (reserved)
COMB_FCN 14:12 none Combine Function , Allows modification of how the
SRCBLEND and DESTBLEND are combined.
POSSIBLE VALUES:
00 - Add and Clamp
01 - Add but no Clamp
02 - Subtract Dst from Src, and Clamp
03 - Subtract Dst from Src, and don`t Clamp
04 - Minimum of Src, Dst (the src and dst blend
functions are forced to D3D_ONE)
05 - Maximum of Src, Dst (the src and dst blend
functions are forced to D3D_ONE)
06 - Subtract Src from Dst, and Clamp
07 - Subtract Src from Dst, and don`t Clamp
SRCBLEND 21:16 none Source Blend Function , Alpha blending function (SRC).
POSSIBLE VALUES:
00 - RESERVED
01 - D3D_ZERO
02 - D3D_ONE
03 - D3D_SRCCOLOR
04 - D3D_INVSRCCOLOR
05 - D3D_SRCALPHA
06 - D3D_INVSRCALPHA
07 - D3D_DESTALPHA
08 - D3D_INVDESTALPHA
09 - D3D_DESTCOLOR
10 - D3D_INVDESTCOLOR
11 - D3D_SRCALPHASAT
© 2008 Advanced Micro Devices, Inc.
Proprietary 9
Revision 1.0 February 25, 2008
12 - D3D_BOTHSRCALPHA
13 - D3D_BOTHINVSRCALPHA
14 - RESERVED
15 - RESERVED
16 - RESERVED
17 - RESERVED
18 - RESERVED
19 - RESERVED
20 - RESERVED
21 - RESERVED
22 - RESERVED
23 - RESERVED
24 - RESERVED
25 - RESERVED
26 - RESERVED
27 - RESERVED
28 - RESERVED
29 - RESERVED
30 - RESERVED
31 - RESERVED
32 - GL_ZERO
33 - GL_ONE
34 - GL_SRC_COLOR
35 - GL_ONE_MINUS_SRC_COLOR
36 - GL_DST_COLOR
37 - GL_ONE_MINUS_DST_COLOR
38 - GL_SRC_ALPHA
39 - GL_ONE_MINUS_SRC_ALPHA
40 - GL_DST_ALPHA
41 - GL_ONE_MINUS_DST_ALPHA
42 - GL_SRC_ALPHA_SATURATE
43 - GL_CONSTANT_COLOR
44 - GL_ONE_MINUS_CONSTANT_COLOR
45 - GL_CONSTANT_ALPHA
46 - GL_ONE_MINUS_CONSTANT_ALPHA
47 - RESERVED
48 - RESERVED
49 - RESERVED
50 - RESERVED
51 - RESERVED
52 - RESERVED
53 - RESERVED
54 - RESERVED
55 - RESERVED
56 - RESERVED
57 - RESERVED
58 - RESERVED
59 - RESERVED
60 - RESERVED
61 - RESERVED
62 - RESERVED
63 - RESERVED
DESTBLEND 29:24 none Destination Blend Function , Alpha blending function
© 2008 Advanced Micro Devices, Inc.
Proprietary 10
Revision 1.0 February 25, 2008
(DST).
POSSIBLE VALUES:
00 - RESERVED
01 - D3D_ZERO
02 - D3D_ONE
03 - D3D_SRCCOLOR
04 - D3D_INVSRCCOLOR
05 - D3D_SRCALPHA
06 - D3D_INVSRCALPHA
07 - D3D_DESTALPHA
08 - D3D_INVDESTALPHA
09 - D3D_DESTCOLOR
10 - D3D_INVDESTCOLOR
11 - RESERVED
12 - RESERVED
13 - RESERVED
14 - RESERVED
15 - RESERVED
16 - RESERVED
17 - RESERVED
18 - RESERVED
19 - RESERVED
20 - RESERVED
21 - RESERVED
22 - RESERVED
23 - RESERVED
24 - RESERVED
25 - RESERVED
26 - RESERVED
27 - RESERVED
28 - RESERVED
29 - RESERVED
30 - RESERVED
31 - RESERVED
32 - GL_ZERO
33 - GL_ONE
34 - GL_SRC_COLOR
35 - GL_ONE_MINUS_SRC_COLOR
36 - GL_DST_COLOR
37 - GL_ONE_MINUS_DST_COLOR
38 - GL_SRC_ALPHA
39 - GL_ONE_MINUS_SRC_ALPHA
40 - GL_DST_ALPHA
41 - GL_ONE_MINUS_DST_ALPHA
42 - RESERVED
43 - GL_CONSTANT_COLOR
44 - GL_ONE_MINUS_CONSTANT_COLOR
45 - GL_CONSTANT_ALPHA
46 - GL_ONE_MINUS_CONSTANT_ALPHA
47 - RESERVED
48 - RESERVED
49 - RESERVED
© 2008 Advanced Micro Devices, Inc.
Proprietary 11
Revision 1.0 February 25, 2008
50 - RESERVED
51 - RESERVED
52 - RESERVED
53 - RESERVED
54 - RESERVED
55 - RESERVED
56 - RESERVED
57 - RESERVED
58 - RESERVED
59 - RESERVED
60 - RESERVED
61 - RESERVED
62 - RESERVED
63 - RESERVED
CB:RB3D_CCTL · [R/W] · 32 bits · Access: 8/16/32 · MMReg:0x4e00
DESCRIPTION: Unpipelined.
Field Name Bits Default Description
NUM_MULTIWRITES 6:5 0x0 A quad is replicated and written to this many buffers.
POSSIBLE VALUES:
00 - 1 buffer. This is the only mode where the cb
processes the end of packet command.
01 - 2 buffers
02 - 3 buffers
03 - 4 buffers
CLRCMP_FLIPE_ENABLE 7 0x0 Enables equivalent of rage128 CMP_EQ_FLIP color
compare mode. This is used to ensure 3D data does not
get chromakeyed away by logic in the backend.
POSSIBLE VALUES:
00 - Disable color compare.
01 - Enable color compare.
AA_COMPRESSION_ENABLE 9 none Enables AA color compression. The cache must be
empty before this is changed.
POSSIBLE VALUES:
00 - Disable AA compression
01 - Enable AA compression
Reserved 10 none Set to 0
CB:RB3D_CLRCMP_CLR · [R/W] · 32 bits · Access: 8/16/32 · MMReg:0x4e20
DESCRIPTION: Color Compare Color. Stalls the 2d/3d datapath until it is idle.
Field Name Bits Default Description
CLRCMP_CLR 31:0 none Like RB2D_CLRCMP_CLR, but a separate register is
provided to keep 2D and 3D state separate.
© 2008 Advanced Micro Devices, Inc.
Proprietary 12
Revision 1.0 February 25, 2008
CB:RB3D_CLRCMP_FLIPE · [R/W] · 32 bits · Access: 8/16/32 · MMReg:0x4e1c
DESCRIPTION: Color Compare Flip. Stalls the 2d/3d datapath until it is idle.
Field Name Bits Default Description
CLRCMP_FLIPE 31:0 none Like RB2D_CLRCMP_FLIPE, but a separate register is
provided to keep 2D and 3D state separate.
CB:RB3D_CLRCMP_MSK · [R/W] · 32 bits · Access: 8/16/32 · MMReg:0x4e24
DESCRIPTION: Color Compare Mask. Stalls the 2d/3d datapath until it is idle.
Field Name Bits Default Description
CLRCMP_MSK 31:0 none Like RB2D_CLRCMP_CLR, but separate registers
provided to keep 2D and 3D state separate.
CB:RB3D_COLOROFFSET[0-3] · [R/W] · 32 bits · Access: 8/16/32 · MMReg:0x4e28-0x4e34
DESCRIPTION: Color Buffer Address Offset of multibuffer 0. Unpipelined.
Field Name Bits Default Description
COLOROFFSET 31:5 none 256-bit aligned 3D destination offset address. The cache
must be empty before this is changed.
CB:RB3D_COLORPITCH[0-3] · [R/W] · 32 bits · Access: 8/16/32 · MMReg:0x4e38-0x4e44
DESCRIPTION: Color buffer format and tiling control for all the multibuffers and the pitch of multibuffer 0.
Unpipelined. The cache must be empty before any of the registers are changed.
Field Name Bits Default Description
COLORPITCH 13:1 none 3D destination pitch in multiples of 2-pixels.
COLORTILE 16 none Denotes whether the 3D destination is in macrotiled
format.
POSSIBLE VALUES:
00 - 3D destination is not macrotiled
01 - 3D destination is macrotiled
COLORMICROTILE 18:17 none Denotes whether the 3D destination is in microtiled
format.
POSSIBLE VALUES:
00 - 3D destination is no microtiled
01 - 3D destination is microtiled
02 - 3D destination is square microtiled. Only
available in 16-bit
03 - (reserved)
COLORENDIAN 20:19 none Specifies endian control for the color buffer.
© 2008 Advanced Micro Devices, Inc.
Proprietary 13
Revision 1.0 February 25, 2008
POSSIBLE VALUES:
00 - No swap
01 - Word swap (2 bytes in 16-bit)
02 - Dword swap (4 bytes in a 32-bit)
03 - Half-Dword swap (2 16-bit in a 32-bit)
COLORFORMAT 24:21 0x6 3D destination color format.
POSSIBLE VALUES:
00 - (Reserved)
01 - (Reserved)
02 - (Reserved)
03 - ARGB1555
04 - RGB565
05 - (Reserved)
06 - ARGB8888
07 - ARGB32323232
08 - (Reserved)
09 - I8
10 - ARGB16161616
11 - YUV422 packed (VYUY)
12 - YUV422 packed (YVYU)
13 - UV88
14 - (reserved)
15 - ARGB4444
CB:RB3D_COLOR_CHANNEL_MASK · [R/W] · 32 bits · Access: 8/16/32 · MMReg:0x4e0c
DESCRIPTION: 3D Color Channel Mask. If all the channels used in the current color format are disabled, then
the cb will discard all the incoming quads. Pipelined through the blender.
Field Name Bits Default Description
BLUE_MASK 0 0x1 mask bit for blue channel
POSSIBLE VALUES:
00 - disable
01 - enable
GREEN_MASK 1 0x1 mask bit for green channel
POSSIBLE VALUES:
00 - disable
01 - enable
RED_MASK 2 0x1 mask bit for red channel
POSSIBLE VALUES:
00 - disable
01 - enable
ALPHA_MASK 3 0x1 mask bit for alpha channel
POSSIBLE VALUES:
© 2008 Advanced Micro Devices, Inc.
Proprietary 14
Revision 1.0 February 25, 2008
00 - disable
01 - enable
CB:RB3D_COLOR_CLEAR_VALUE · [R/W] · 32 bits · Access: 8/16/32 · MMReg:0x4e14
DESCRIPTION: Clear color that is used when the color mask is set to 00. Unpipelined.
Field Name Bits Default Description
BLUE 7:0 none
GREEN 15:8 none
RED 23:16 none
ALPHA 31:24 none
CB:RB3D_CONSTANT_COLOR · [R/W] · 32 bits · Access: 8/16/32 · MMReg:0x4e10
DESCRIPTION: Constant color used by the blender. Pipelined through the blender.
Field Name Bits Default Description
BLUE 7:0 none blue constant color
GREEN 15:8 none green constant color
RED 23:16 none red constant color
ALPHA 31:24 none alpha constant color
CB:RB3D_DITHER_CTL · [R/W] · 32 bits · Access: 8/16/32 · MMReg:0x4e50
DESCRIPTION: Dithering control register. Pipelined through the blender.
Field Name Bits Default Description
DITHER_MODE 1:0 0x0 Dither mode
POSSIBLE VALUES:
00 - Truncate
01 - Round
02 - LUT dither
03 - (reserved)
ALPHA_DITHER_MODE 3:2 0x0 POSSIBLE VALUES:
00 - Truncate
01 - Round
02 - LUT dither
03 - (reserved)
CB:RB3D_DSTCACHE_CTLSTAT · [R/W] · 32 bits · Access: 8/16/32 · MMReg:0x4e4c
DESCRIPTION: Destination Color Buffer Cache Control/Status. If the cb is in e2 mode, then a flush or free will
not occur upon a write to this register, but a sync will be immediately sent if one is requested. If both DC_FLUSH
and DC_FREE are zero but DC_FINISH is one, then a sync will be sent immediately -- the cb will not wait for all
the previous operations to complete before sending the sync. Unpipelined except when DC_FINISH and DC_FREE
are both set to zero.
© 2008 Advanced Micro Devices, Inc.
Proprietary 15
Revision 1.0 February 25, 2008
Field Name Bits Default Description
DC_FLUSH 1:0 0x0 Setting this bit flushes dirty data from the 3D Dst Cache.
Unless the DC_FREE bits are also set, the tags in the
cache remain valid. A purge is achieved by setting both
DC_FLUSH and DC_FREE.
POSSIBLE VALUES:
00 - No effect
01 - No effect
02 - Flushes dirty 3D data
03 - Flushes dirty 3D data
DC_FREE 3:2 0x0 Setting this bit invalidates the 3D Dst Cache tags. Unless
the DC_FLUSH bit is also set, the cache lines are not
written to memory. A purge is achieved by setting both
DC_FLUSH and DC_FREE.
POSSIBLE VALUES:
00 - No effect
01 - No effect
02 - Free 3D tags
03 - Free 3D tags
DC_FINISH 4 0x0 POSSIBLE VALUES:
00 - do not send a finish signal to the CP
01 - send a finish signal to the CP after the end of
operation
CB:RB3D_ROPCNTL · [R/W] · 32 bits · Access: 8/16/32 · MMReg:0x4e18
DESCRIPTION: 3D ROP Control. Stalls the 2d/3d datapath until it is idle.
Field Name Bits Default Description
ROP_ENABLE 2 0x0 POSSIBLE VALUES:
00 - Disable ROP. (Forces ROP2 to be 0xC).
01 - Enabled
ROP 11:8 none ROP2 code for 3D fragments. This value is replicated
into 2 nibbles to form the equivalent ROP3 code to
control the ROP3 logic. These are the GDI ROP2 codes.
© 2008 Advanced Micro Devices, Inc.
Proprietary 16
Revision 1.0 February 25, 2008
1.2 Fog Registers
FG:FG_ALPHA_FUNC · [R/W] · 32 bits · Access: 8/16/32 · MMReg:0x4bd4
DESCRIPTION: Alpha Function
Field Name Bits Default Description
AF_VAL 7:0 0x0 Specifies the alpha compare value.
AF_FUNC 10:8 0x0 Specifies the alpha compare function.
POSSIBLE VALUES:
00 - AF_NEVER
01 - AF_LESS
02 - AF_EQUAL
03 - AF_LE
04 - AF_GREATER
05 - AF_NOTEQUAL
06 - AF_GE
07 - AF_ALWAYS
AF_EN 11 0x0 Enables/Disables alpha compare function.
POSSIBLE VALUES:
00 - Disable alpha function.
01 - Enable alpha function.
AM_EN 16 0x0 Enables/Disables alpha-to-mask function.
POSSIBLE VALUES:
00 - Disable alpha to mask function.
01 - Enable alpha to mask function.
AM_CFG 17 0x0 Specfies number of sub-pixel samples for alpha-to-mask
function.
POSSIBLE VALUES:
00 - 2/4 sub-pixel samples.
01 - 3/6 sub-pixel samples.
DITH_EN 20 0x0 Enables/Disables RGB Dithering.
POSSIBLE VALUES:
00 - Disable Dithering
01 - Enable Dithering.
FG:FG_DEPTH_SRC · [R/W] · 32 bits · Access: 8/16/32 · MMReg:0x4bd8
DESCRIPTION: Where does depth come from?
Field Name Bits Default Description
DEPTH_SRC 0 0x0 POSSIBLE VALUES:
00 - Depth comes from scan converter as plane
equation.
01 - Depth comes from shader as four discrete values.
© 2008 Advanced Micro Devices, Inc.
Proprietary 17
Revision 1.0 February 25, 2008
FG:FG_FOG_BLEND · [R/W] · 32 bits · Access: 8/16/32 · MMReg:0x4bc0
DESCRIPTION: Fog Blending Enable
Field Name Bits Default Description
ENABLE 0 0x0 Enable for fog blending
POSSIBLE VALUES:
00 - Disables fog (output matches input color).
01 - Enables fog.
FN 2:1 0x0 Fog generation function
POSSIBLE VALUES:
00 - Fog function is linear
01 - Fog function is exponential
02 - Fog function is exponential squared
03 - Fog is derived from constant fog factor
FG:FG_FOG_COLOR_B · [R/W] · 32 bits · Access: 8/16/32 · MMReg:0x4bd0
DESCRIPTION: Blue Component of Fog Color
Field Name Bits Default Description
BLUE 9:0 0x0 Blue component of fog color; (0.9) fixed format.
FG:FG_FOG_COLOR_G · [R/W] · 32 bits · Access: 8/16/32 · MMReg:0x4bcc
DESCRIPTION: Green Component of Fog Color
Field Name Bits Default Description
GREEN 9:0 0x0 Green component of fog color; (0.9) fixed format.
FG:FG_FOG_COLOR_R · [R/W] · 32 bits · Access: 8/16/32 · MMReg:0x4bc8
DESCRIPTION: Red Component of Fog Color
Field Name Bits Default Description
RED 9:0 0x0 Red component of fog color; (0.9) fixed format.
FG:FG_FOG_FACTOR · [R/W] · 32 bits · Access: 8/16/32 · MMReg:0x4bc4
DESCRIPTION: Constant Factor for Fog Blending
Field Name Bits Default Description
FACTOR 9:0 0x0 Constant fog factor; fixed (0.9) format.
© 2008 Advanced Micro Devices, Inc.
Proprietary 18
Revision 1.0 February 25, 2008
1.3 Geometry Assembly Registers
GA:GA_COLOR_CONTROL · [R/W] · 32 bits · Access: 8/16/32 · MMReg:0x4278
DESCRIPTION: Specifies per RGB or Alpha shading method.
Field Name Bits Default Description
RGB0_SHADING 1:0 0x0 Specifies solid, flat or Gouraud shading.
POSSIBLE VALUES:
00 - Solid fill color
01 - Flat shading
02 - Gouraud shading
ALPHA0_SHADING 3:2 0x0 Specifies solid, flat or Gouraud shading.
POSSIBLE VALUES:
00 - Solid fill color
01 - Flat shading
02 - Gouraud shading
RGB1_SHADING 5:4 0x0 Specifies solid, flat or Gouraud shading.
POSSIBLE VALUES:
00 - Solid fill color
01 - Flat shading
02 - Gouraud shading
ALPHA1_SHADING 7:6 0x0 Specifies solid, flat or Gouraud shading.
POSSIBLE VALUES:
00 - Solid fill color
01 - Flat shading
02 - Gouraud shading
RGB2_SHADING 9:8 0x0 Specifies solid, flat or Gouraud shading.
POSSIBLE VALUES:
00 - Solid fill color
01 - Flat shading
02 - Gouraud shading
ALPHA2_SHADING 11:10 0x0 Specifies solid, flat or Gouraud shading.
POSSIBLE VALUES:
00 - Solid fill color
01 - Flat shading
02 - Gouraud shading
RGB3_SHADING 13:12 0x0 Specifies solid, flat or Gouraud shading.
POSSIBLE VALUES:
00 - Solid fill color
01 - Flat shading
02 - Gouraud shading
ALPHA3_SHADING 15:14 0x0 Specifies solid, flat or Gouraud shading.
© 2008 Advanced Micro Devices, Inc.
Proprietary 19
Revision 1.0 February 25, 2008
POSSIBLE VALUES:
00 - Solid fill color
01 - Flat shading
02 - Gouraud shading
PROVOKING_VERTEX 17:16 0x0 Specifies, for flat shaded polygons, which vertex holds
the polygon color.
POSSIBLE VALUES:
00 - Provoking is first vertex
01 - Provoking is second vertex
02 - Provoking is third vertex
03 - Provoking is always last vertex
GA:GA_ENHANCE · [R/W] · 32 bits · Access: 8/16/32 · MMReg:0x4274
DESCRIPTION: GA Enhancement Register
Field Name Bits Default Description
DEADLOCK_CNTL 0 0x0 TCL/GA Deadlock control.
POSSIBLE VALUES:
00 - No effect.
01 - Prevents TCL interface from deadlocking on GA
side.
FASTSYNC_CNTL 1 0x0 Enables Fast register/primitive switching
POSSIBLE VALUES:
00 - No effect.
01 - Enables high-performance register/primitive
switching.
GA:GA_FOG_OFFSET · [R/W] · 32 bits · Access: 8/16/32 · MMReg:0x4298
DESCRIPTION: Specifies the offset to apply to fog.
Field Name Bits Default Description
VALUE 31:0 0x0 32b SPFP scale value.
GA:GA_FOG_SCALE · [R/W] · 32 bits · Access: 8/16/32 · MMReg:0x4294
DESCRIPTION: Specifies the scale to apply to fog.
Field Name Bits Default Description
VALUE 31:0 0x0 32b SPFP scale value.
GA:GA_LINE_CNTL · [R/W] · 32 bits · Access: 8/16/32 · MMReg:0x4234
DESCRIPTION: Line control
© 2008 Advanced Micro Devices, Inc.
Proprietary 20
Revision 1.0 February 25, 2008
Field Name Bits Default Description
WIDTH 15:0 0x0 1/2 width of line, in subpixels; (16.0) fixed format.
END_TYPE 17:16 0x0 Specifies how ends of lines should be drawn.
POSSIBLE VALUES:
00 - Horizontal
01 - Vertical
02 - Square (horizontal or vertical depending upon
slope)
03 - Computed (perpendicular to slope)
GA:GA_LINE_S0 · [R/W] · 32 bits · Access: 8/16/32 · MMReg:0x4264
DESCRIPTION: S Texture Coordinate Value for Vertex 0 of Line (stuff textures -- i.e. AA)
Field Name Bits Default Description
S0 31:0 0x0 S texture coordinate value generated for vertex 0 of an
antialiased line; 32-bit IEEE float format. Typical 0.0.
GA:GA_LINE_S1 · [R/W] · 32 bits · Access: 8/16/32 · MMReg:0x4268
DESCRIPTION: S Texture Coordinate Value for Vertex 1 of Lines (V2 of parallelogram -- stuff textures -- i.e. AA)
Field Name Bits Default Description
S1 31:0 0x0 S texture coordinate value generated for vertex 1 of an
antialiased line; 32-bit IEEE float format. Typical 1.0.
GA:GA_LINE_STIPPLE_CONFIG · [R/W] · 32 bits · Access: 8/16/32 · MMReg:0x4238
DESCRIPTION: Line Stipple configuration information.
Field Name Bits Default Description
LINE_RESET 1:0 0x0 Specify type of reset to use for stipple accumulation.
POSSIBLE VALUES:
00 - No reseting
01 - Reset per line
02 - Reset per packet
STIPPLE_SCALE 31:2 0x0 Specifies, in truncated (30b) floating point, scale to apply
to generated texture coordinates.
GA:GA_LINE_STIPPLE_VALUE · [R/W] · 32 bits · Access: 8/16/32 · MMReg:0x4260
DESCRIPTION: Current value of stipple accumulator.
Field Name Bits Default Description
STIPPLE_VALUE 31:0 0x0 24b Integer, measuring stipple accumulation in
subpixels. (note: field is 32b, but only lower 24b used)
© 2008 Advanced Micro Devices, Inc.
Proprietary 21
Revision 1.0 February 25, 2008
GA:GA_OFFSET · [R/W] · 32 bits · Access: 8/16/32 · MMReg:0x4290
DESCRIPTION: Specifies x & y offsets for vertex data after conversion to FP.
Field Name Bits Default Description
X_OFFSET 15:0 0x0 Specifies X offset in S15 format (subpixels).
Y_OFFSET 31:16 0x0 Specifies Y offset in S15 format (subpixels).
GA:GA_POINT_MINMAX · [R/W] · 32 bits · Access: 8/16/32 · MMReg:0x4230
DESCRIPTION: Specifies maximum and minimum point & sprite sizes for per vertex size specification.
Field Name Bits Default Description
MIN_SIZE 15:0 0x0 Minimum point & sprite radius (in subsamples) size to
allow.
MAX_SIZE 31:16 0x0 Maximum point & sprite radius (in subsamples) size to
allow.
GA:GA_POINT_S0 · [R/W] · 32 bits · Access: 8/16/32 · MMReg:0x4200
DESCRIPTION: S Texture Coordinate of Vertex 0 for Point texture stuffing (LLC)
Field Name Bits Default Description
S0 31:0 0x0 S texture coordinate of vertex 0 for point; 32-bit IEEE
float format.
GA:GA_POINT_S1 · [R/W] · 32 bits · Access: 8/16/32 · MMReg:0x4208
DESCRIPTION: S Texture Coordinate of Vertex 2 for Point texture stuffing (URC)
Field Name Bits Default Description
S1 31:0 0x0 S texture coordinate of vertex 2 for point; 32-bit IEEE
float format.
GA:GA_POINT_SIZE · [R/W] · 32 bits · Access: 8/16/32 · MMReg:0x421c
DESCRIPTION: Dimensions for Points
Field Name Bits Default Description
HEIGHT 15:0 0x0 1/2 Height of point; fixed (16.0), subpixel format.
WIDTH 31:16 0x0 1/2 Width of point; fixed (16.0), subpixel format.
GA:GA_POINT_T0 · [R/W] · 32 bits · Access: 8/16/32 · MMReg:0x4204
DESCRIPTION: T Texture Coordinate of Vertex 0 for Point texture stuffing (LLC)
Field Name Bits Default Description
T0 31:0 0x0 T texture coordinate of vertex 0 for point; 32-bit IEEE
float format.
© 2008 Advanced Micro Devices, Inc.
Proprietary 22
Revision 1.0 February 25, 2008
GA:GA_POINT_T1 · [R/W] · 32 bits · Access: 8/16/32 · MMReg:0x420c
DESCRIPTION: T Texture Coordinate of Vertex 2 for Point texture stuffing (URC)
Field Name Bits Default Description
T1 31:0 0x0 T texture coordinate of vertex 2 for point; 32-bit IEEE
float format.
GA:GA_POLY_MODE · [R/W] · 32 bits · Access: 8/16/32 · MMReg:0x4288
DESCRIPTION: Polygon Mode
Field Name Bits Default Description
POLY_MODE 1:0 0x0 Polygon mode enable.
POSSIBLE VALUES:
00 - Disable poly mode (render triangles).
01 - Dual mode (send 2 sets of 3 polys with specified
poly type).
02 - Reserved
FRONT_PTYPE 6:4 0x0 Specifies how to render front-facing polygons.
POSSIBLE VALUES:
00 - Draw points.
01 - Draw lines.
02 - Draw triangles.
03 - Reserved 3 - 7.
BACK_PTYPE 9:7 0x0 Specifies how to render back-facing polygons.
POSSIBLE VALUES:
00 - Draw points.
01 - Draw lines.
02 - Draw triangles.
03 - Reserved 3 - 7.
GA:GA_ROUND_MODE · [R/W] · 32 bits · Access: 8/16/32 · MMReg:0x428c
DESCRIPTION: Specifies the rouding mode for geometry & color SPFP to FP conversions.
Field Name Bits Default Description
GEOMETRY_ROUND 1:0 0x0 Trunc (0) or round to nearest (1) for geometry (XY).
POSSIBLE VALUES:
00 - Round to trunc
01 - Round to nearest
COLOR_ROUND 3:2 0x0 Trunc (0) or round to nearest (1) for colors (RGBA).
POSSIBLE VALUES:
00 - Round to trunc
01 - Round to nearest
© 2008 Advanced Micro Devices, Inc.
Proprietary 23
Revision 1.0 February 25, 2008
RGB_CLAMP 4 0x0 Specifies SPFP color clamp range of [0,1] or [-8,8] for
RGB.
POSSIBLE VALUES:
00 - Clamp to [0,1.0] for RGB
01 - Clamp to [-7.9999, 7.9999] for RGB
ALPHA_CLAMP 5 0x0 Specifies SPFP alpha clamp range of [0,1] or [-8,8].
POSSIBLE VALUES:
00 - Clamp to [0,1.0] for Alpha
01 - Clamp to [-7.9999, 7.9999] for Alpha
GA:GA_SOFT_RESET · [R/W] · 32 bits · Access: 8/16/32 · MMReg:0x429c
DESCRIPTION: Specifies number of cycles to assert reset, and also causes RB3D soft reset to assert.
Field Name Bits Default Description
SOFT_RESET_COUNT 15:0 0x0 Count in cycles (def 256).
GA:GA_SOLID_BA · [R/W] · 32 bits · Access: 8/16/32 · MMReg:0x4280
DESCRIPTION: Specifies blue & alpha components of fill color.
Field Name Bits Default Description
COLOR_ALPHA 15:0 0x0 Component alpha value. (S3.12)
COLOR_BLUE 31:16 0x0 Component blue value. (S3.12)
GA:GA_SOLID_RG · [R/W] · 32 bits · Access: 8/16/32 · MMReg:0x427c
DESCRIPTION: Specifies red & green components of fill color.
Field Name Bits Default Description
COLOR_GREEN 15:0 0x0 Component green value (S3.12).
COLOR_RED 31:16 0x0 Component red value (S3.12).
GA:GA_TRIANGLE_STIPPLE · [R/W] · 32 bits · Access: 8/16/32 · MMReg:0x4214
DESCRIPTION: Specifies amount to shift integer position of vertex (screen space) before converting to float for
triangle stipple.
Field Name Bits Default Description
X_SHIFT 3:0 0x0 Amount to shift x position before conversion to SPFP.
Y_SHIFT 19:16 0x0 Amount to shift y position before conversion to SPFP.
© 2008 Advanced Micro Devices, Inc.
Proprietary 24
Revision 1.0 February 25, 2008
1.4 Graphics Backend Registers
GB:GB_AA_CONFIG · [R/W] · 32 bits · Access: 8/16/32 · MMReg:0x4020
DESCRIPTION: Specifies the graphics pipeline configuration for antialiasing.
Field Name Bits Default Description
AA_ENABLE 0 0x0 Enables antialiasing.
POSSIBLE VALUES:
00 - Antialiasing disabled(def)
01 - Antialiasing enabled
NUM_AA_SUBSAMPLES 2:1 0x0 Specifies the number of subsamples to use while
antialiasing.
POSSIBLE VALUES:
00 - 2 subsamples
01 - 3 subsamples
02 - 4 subsamples
03 - 6 subsamples
GB:GB_ENABLE · [R/W] · 32 bits · Access: 8/16/32 · MMReg:0x4008
DESCRIPTION: Specifies top of Raster pipe specific enable controls.
Field Name Bits Default Description
POINT_STUFF_ENABLE 0 0x0 Specifies if points will have stuffed texture coordinates.
POSSIBLE VALUES:
00 - Disable point texture stuffing.
01 - Enable point texture stuffing.
LINE_STUFF_ENABLE 1 0x0 Specifies if lines will have stuffed texture coordinates.
POSSIBLE VALUES:
00 - Disable line texture stuffing.
01 - Enable line texture stuffing.
TRIANGLE_STUFF_ENABLE 2 0x0 Specifies if triangles will have stuffed texture
coordinates.
POSSIBLE VALUES:
00 - Disable triangle texture stuffing.
01 - Enable triangle texture stuffing.
STENCIL_AUTO 5:4 0x0 Specifies if the auto dec/inc stencil mode should be
enabled, and how.
POSSIBLE VALUES:
00 - Disable stencil auto inc/dec (def).
01 - Enable stencil auto inc/dec based on triangle
cw/ccw, force into dzy low bit.
02 - Force 0 into dzy low bit.
TEX0_SOURCE 17:16 0x0 Specifies the source of the texture coordinates for this
© 2008 Advanced Micro Devices, Inc.
Proprietary 25
Revision 1.0 February 25, 2008
texture.
POSSIBLE VALUES:
00 - Replicate VAP source texture coordinates 0
(S,T,[R,Q]).
01 - Stuff with source texture coordinates (S,T).
02 - Stuff with source texture coordinates (S,T,R).
TEX1_SOURCE 19:18 0x0 Specifies the source of the texture coordinates for this
texture.
POSSIBLE VALUES:
00 - Replicate VAP source texture coordinates 1
(S,T,[R,Q]).
01 - Stuff with source texture coordinates (S,T).
02 - Stuff with source texture coordinates (S,T,R).
TEX2_SOURCE 21:20 0x0 Specifies the source of the texture coordinates for this
texture.
POSSIBLE VALUES:
00 - Replicate VAP source texture coordinates 2
(S,T,[R,Q]).
01 - Stuff with source texture coordinates (S,T).
02 - Stuff with source texture coordinates (S,T,R).
TEX3_SOURCE 23:22 0x0 Specifies the source of the texture coordinates for this
texture.
POSSIBLE VALUES:
00 - Replicate VAP source texture coordinates 3
(S,T,[R,Q]).
01 - Stuff with source texture coordinates (S,T).
02 - Stuff with source texture coordinates (S,T,R).
TEX4_SOURCE 25:24 0x0 Specifies the source of the texture coordinates for this
texture.
POSSIBLE VALUES:
00 - Replicate VAP source texture coordinates 4
(S,T,[R,Q]).
01 - Stuff with source texture coordinates (S,T).
02 - Stuff with source texture coordinates (S,T,R).
TEX5_SOURCE 27:26 0x0 Specifies the source of the texture coordinates for this
texture.
POSSIBLE VALUES:
00 - Replicate VAP source texture coordinates 5
(S,T,[R,Q]).
01 - Stuff with source texture coordinates (S,T).
02 - Stuff with source texture coordinates (S,T,R).
TEX6_SOURCE 29:28 0x0 Specifies the source of the texture coordinates for this
texture.
© 2008 Advanced Micro Devices, Inc.
Proprietary 26
Revision 1.0 February 25, 2008
POSSIBLE VALUES:
00 - Replicate VAP source texture coordinates 6
(S,T,[R,Q]).
01 - Stuff with source texture coordinates (S,T).
02 - Stuff with source texture coordinates (S,T,R).
TEX7_SOURCE 31:30 0x0 Specifies the source of the texture coordinates for this
texture.
POSSIBLE VALUES:
00 - Replicate VAP source texture coordinates 7
(S,T,[R,Q]).
01 - Stuff with source texture coordinates (S,T).
02 - Stuff with source texture coordinates (S,T,R).
GB:GB_FIFO_SIZE · [R/W] · 32 bits · Access: 8/16/32 · MMReg:0x4024
DESCRIPTION: Specifies the sizes of the various FIFO`s in the sc/rs/us. This register must be the first one written
Field Name Bits Default Description
SC_IFIFO_SIZE 1:0 0x0 Size of scan converter input FIFO (XYZ)
POSSIBLE VALUES:
00 - 32 words
01 - 64 words
02 - 128 words
03 - 256 words
SC_TZFIFO_SIZE 3:2 0x0 Size of scan converter top-of-pipe Z FIFO
POSSIBLE VALUES:
00 - 16 words
01 - 32 words
02 - 64 words
03 - 128 words
SC_BFIFO_SIZE 5:4 0x0 Size of scan converter input FIFO (B)
POSSIBLE VALUES:
00 - 32 words
01 - 64 words
02 - 128 words
03 - 256 words
RS_TFIFO_SIZE 7:6 0x0 Size of ras input FIFO (Texture)
POSSIBLE VALUES:
00 - 64 words
01 - 128 words
02 - 256 words
03 - 512 words
RS_CFIFO_SIZE 9:8 0x0 Size of ras input FIFO (Color)
© 2008 Advanced Micro Devices, Inc.
Proprietary 27
Revision 1.0 February 25, 2008
POSSIBLE VALUES:
00 - 64 words
01 - 128 words
02 - 256 words
03 - 512 words
US_RAM_SIZE 11:10 0x0 Size of us RAM
POSSIBLE VALUES:
00 - 64 words
01 - 128 words
02 - 256 words
03 - 512 words
US_OFIFO_SIZE 13:12 0x0 Size of us output FIFO (RGBA)
POSSIBLE VALUES:
00 - 16 words
01 - 32 words
02 - 64 words
03 - 128 words
US_WFIFO_SIZE 15:14 0x0 Size of us output FIFO (W)
POSSIBLE VALUES:
00 - 16 words
01 - 32 words
02 - 64 words
03 - 128 words
RS_HIGHWATER_COL 18:16 0x0 High water mark for RS color FIFO (0-7, default 7)
RS_HIGHWATER_TEX 21:19 0x0 High water mark for RS texture FIFO (0-7, default 7)
US_OFIFO_HIGHWATER 23:22 0x0 High water mark for US output FIFO (0-12, default 4)
POSSIBLE VALUES:
00 - 0 words
01 - 4 words
02 - 8 words
03 - 12 words
US_CUBE_FIFO_HIGHWATER 27:24 0x0 High water mark for US texture output FIFO (0-15,
default 11)
GB:GB_MSPOS0 · [R/W] · 32 bits · Access: 8/16/32 · MMReg:0x4010
DESCRIPTION: Specifies the position of multisamples 0 through 2
Field Name Bits Default Description
MS_X0 3:0 0x0 Specifies the x and y position (in subpixels) of
multisample 0
MS_Y0 7:4 0x0 Specifies the x and y position (in subpixels) of
multisample 0
© 2008 Advanced Micro Devices, Inc.
Proprietary 28
Revision 1.0 February 25, 2008
MS_X1 11:8 0x0 Specifies the x and y position (in subpixels) of
multisample 1
MS_Y1 15:12 0x0 Specifies the x and y position (in subpixels) of
multisample 1
MS_X2 19:16 0x0 Specifies the x and y position (in subpixels) of
multisample 2
MS_Y2 23:20 0x0 Specifies the x and y position (in subpixels) of
multisample 2
MSBD0_Y 27:24 0x0 Specifies the minimum y distance (in subpixels) between
the pixel edge and the multisample bounding box. This
value is used in the tile scan converter
MSBD0_X 31:28 0x0 msbd0_x[2:0] specifies the minimum x distance (in
subpixels) between the pixel edge and the multisample
bounding box. This value is used in the tile scan
converter. The special case value of 8 is represented by
msbd0_x[2:0]=7. msbd0_x[3] is used to force a
bounding box based tile scan conversion instead of an
intercept based one. This value should always be set to 0.
GB:GB_MSPOS1 · [R/W] · 32 bits · Access: 8/16/32 · MMReg:0x4014
DESCRIPTION: Specifies the position of multisamples 3 through 5
Field Name Bits Default Description
MS_X3 3:0 0x0 Specifies the x and y position (in subpixels) of
multisample 3
MS_Y3 7:4 0x0 Specifies the x and y position (in subpixels) of
multisample 3
MS_X4 11:8 0x0 Specifies the x and y position (in subpixels) of
multisample 4
MS_Y4 15:12 0x0 Specifies the x and y position (in subpixels) of
multisample 4
MS_X5 19:16 0x0 Specifies the x and y position (in subpixels) of
multisample 5
MS_Y5 23:20 0x0 Specifies the x and y position (in subpixels) of
multisample 5
MSBD1 27:24 0x0 Specifies the minimum distance (in subpixels) between
the pixel edge and the multisample bounding box. This
value is used in the quad scan converter
GB:GB_SELECT · [R/W] · 32 bits · Access: 8/16/32 · MMReg:0x401c
DESCRIPTION: Specifies various polygon specific selects (fog, depth, perspective).
Field Name Bits Default Description
FOG_SELECT 2:0 0x0 Specifies source for outgoing (GA to SU) fog value.
POSSIBLE VALUES:
© 2008 Advanced Micro Devices, Inc.
Proprietary 29
Revision 1.0 February 25, 2008
00 - Select C0A
01 - Select C1A
02 - Select C2A
03 - Select C3A
04 - Select 1/(1/W)
05 - Select Z
DEPTH_SELECT 3 0x0 Specifies source for outgoing (GA/SU & SU/RAS) depth
value.
POSSIBLE VALUES:
00 - Select Z
01 - Select 1/(1/W)
W_SELECT 4 0x0 Specifies source for outgoing (1/W) value, used to
disable perspective correct colors/textures.
POSSIBLE VALUES:
00 - Select (1/W)
01 - Select 1.0
GB:GB_TILE_CONFIG · [R/W] · 32 bits · Access: 8/16/32 · MMReg:0x4018
DESCRIPTION: Specifies the graphics pipeline configuration for rasterization
Field Name Bits Default Description
ENABLE 0 0x1 Enables tiling, otherwise all tiles receive all polygons.
POSSIBLE VALUES:
00 - Tiling disabled.
01 - Tiling enabled (def).
PIPE_COUNT 3:1 0x0 Specifies the number of active pipes and contexts.
POSSIBLE VALUES:
00 - RV350
03 - R300
TILE_SIZE 5:4 0x1 Specifies width & height (square), in pixels.
POSSIBLE VALUES:
00 - 8 pixels (not supported by zb/cb)
01 - 16 pixels
02 - 32 pixels (not supported by zb/cb)
SUPER_SIZE 8:6 0x0 Specifies number of tiles and config in super chip
configuration.
POSSIBLE VALUES:
00 - 1x1 tile (one 1x1).
01 - 2 tiles (two 1x1 : ST-A,B).
02 - 4 tiles (one 2x2).
03 - 8 tiles (two 2x2 : ST-A,B).
04 - 16 tiles (one 4x4).
05 - 32 tiles (two 4x4 : ST-A,B).
© 2008 Advanced Micro Devices, Inc.
Proprietary 30
Revision 1.0 February 25, 2008
06 - 64 tiles (one 8x8).
07 - 128 tiles (two 8x8 : ST-A,B).
SUPER_X 11:9 0x0 X Location of chip within super tile.
SUPER_Y 14:12 0x0 Y Location of chip within super tile.
SUPER_TILE 15 0x0 Tile location of chip in a multi super tile config (Super
size of 2,8,32 or 128).
POSSIBLE VALUES:
00 - ST-A tile.
01 - ST-B tile.
SUBPIXEL 16 0x0 Specifies the subpixel precision.
POSSIBLE VALUES:
00 - Select 1/12 subpixel precision.
01 - Select 1/16 subpixel precision.
QUADS_PER_RAS 18:17 0x0 unused
BB_SCAN 19 0x0 unused
© 2008 Advanced Micro Devices, Inc.
Proprietary 31
Revision 1.0 February 25, 2008
1.5 Rasterizer Registers
RS:RS_COUNT · [R/W] · 32 bits · Access: 8/16/32 · MMReg:0x4300
DESCRIPTION: This register specifies the rasterizer input packet configuration
Field Name Bits Default Description
IT_COUNT 6:0 0x0 Specifies the total number of texture address components
contained in the rasterizer input packet (0:32).
IC_COUNT 10:7 0x0 Specifies the total number of colors contained in the
rasterizer input packet (0:4).
W_COUNT 11 0x0 Specifies the total number of w values contained in the
rasterizer input packet (0 or 1).
W_ADDR 17:12 0x0 Specifies the relative rasterizer input packet location of w
(if w_count==1)
HIRES_EN 18 0x0 Enable high resolution texture coordinate output when q
is equal to 1
RS:RS_INST_[0-15] · [R/W] · 32 bits · Access: 8/16/32 · MMReg:0x4330-0x436c
DESCRIPTION: This table specifies what happens during each rasterizer instruction
Field Name Bits Default Description
TEX_ID 2:0 0x0 Specifies the index (into the RS_IP table) of the texture
address output during this rasterizer instruction
TEX_CN 5:3 0x0 Write enable for texture address
POSSIBLE VALUES:
00 - No write - texture coordinate not valid
01 - write - texture valid
TEX_ADDR 10:6 0x0 Specifies the destination address (within the current pixel
stack frame) of the texture address output during this
rasterizer instruction
COL_ID 13:11 0x0 Specifies the index (into the RS_IP table) of the color
output during this rasterizer instruction
COL_CN 16:14 0x0 Write enable for color
POSSIBLE VALUES:
00 - No write - color not valid
01 - write - color valid
COL_ADDR 21:17 0x0 Specifies the destination address (within the current pixel
stack frame) of the color output during this rasterizer
instruction
TEX_ADJ 22 0x0 Specifies whether to sample texture coordinates at the
real or adjusted pixel centers
POSSIBLE VALUES:
00 - Sample texture coordinates at real pixel centers
01 - Sample texture coordinates at adjusted pixel
centers
© 2008 Advanced Micro Devices, Inc.
Proprietary 32
Revision 1.0 February 25, 2008
COL_BIAS 24:23 0x0 unused
RS:RS_INST_COUNT · [R/W] · 32 bits · Access: 8/16/32 · MMReg:0x4304
DESCRIPTION: This register specifies the number of rasterizer instructions
Field Name Bits Default Description
INST_COUNT 3:0 0x0 Number of rasterizer instructions (1:16)
W_EN 4 0x0 Specifies that the rasterizer needs to generate w
TX_OFFSET 7:5 0x0 Defines texture coordinate offset (based on min/max
coordinate range of triangle) used to minimize or
eliminate peroidic errors on texels sampled right on their
edges
POSSIBLE VALUES:
00 - 0.0
01 - range/8K
02 - range/16K
03 - range/32K
04 - range/64K
05 - range/128K
06 - range/256K
07 - range/512K
RS:RS_IP_[0-7] · [R/W] · 32 bits · Access: 8/16/32 · MMReg:0x4310 -0x432c
DESCRIPTION: This table specifies the source location and format for up to 8 texture addresses (i[0]:i[7]) and
four colors (c[0]:c[3])
Field Name Bits Default Description
TEX_PTR 5:0 0x0 Specifies the relative rasterizer input packet location of
texture address (i[i]).
COL_PTR 8:6 0x0 Specifies the relative rasterizer input packet location of
the color (c[i]).
COL_FMT 12:9 0x0 Specifies the format of the color (c[i]).
POSSIBLE VALUES:
00 - Four components (R,G,B,A)
01 - Three components (R,G,B,0)
02 - Three components (R,G,B,1)
04 - One component (0,0,0,A)
05 - Zero components (0,0,0,0)
06 - Zero components (0,0,0,1)
08 - One component (1,1,1,A)
09 - Zero components (1,1,1,0)
10 - Zero components (1,1,1,1)
SEL_S 15:13 0x0 Source select for S, T, R, and Q
POSSIBLE VALUES:
00 - C0 - 1st texture component
© 2008 Advanced Micro Devices, Inc.
Proprietary 33
Revision 1.0 February 25, 2008
01 - C1 - 2nd texture component
02 - C2 - 3rd texture component
03 - C3 - 4th texture component
04 - K0 - The value 0.0
05 - K1 - The value 1.0
SEL_T 18:16 0x0 Source select for S, T, R, and Q
POSSIBLE VALUES:
00 - C0 - 1st texture component
01 - C1 - 2nd texture component
02 - C2 - 3rd texture component
03 - C3 - 4th texture component
04 - K0 - The value 0.0
05 - K1 - The value 1.0
SEL_R 21:19 0x0 Source select for S, T, R, and Q
POSSIBLE VALUES:
00 - C0 - 1st texture component
01 - C1 - 2nd texture component
02 - C2 - 3rd texture component
03 - C3 - 4th texture component
04 - K0 - The value 0.0
05 - K1 - The value 1.0
SEL_Q 24:22 0x0 Source select for S, T, R, and Q
POSSIBLE VALUES:
00 - C0 - 1st texture component
01 - C1 - 2nd texture component
02 - C2 - 3rd texture component
03 - C3 - 4th texture component
04 - K0 - The value 0.0
05 - K1 - The value 1.0
© 2008 Advanced Micro Devices, Inc.
Proprietary 34
Revision 1.0 February 25, 2008
1.6 Clipping Registers
SC:SC_CLIP_0_A · [R/W] · 32 bits · Access: 8/16/32 · MMReg:0x43b0
DESCRIPTION: OpenGL Clip rectangles
Field Name Bits Default Description
XS0 12:0 0x0 Left hand edge of clip rectangle
YS0 25:13 0x0 Upper edge of clip rectangle
SC:SC_CLIP_0_B · [R/W] · 32 bits · Access: 8/16/32 · MMReg:0x43b4
DESCRIPTION: OpenGL Clip rectangles
Field Name Bits Default Description
XS1 12:0 0x0 Right hand edge of clip rectangle
YS1 25:13 0x0 Lower edge of clip rectangle
SC:SC_CLIP_1_A · [R/W] · 32 bits · Access: 8/16/32 · MMReg:0x43b8
Field Name Bits Default Description
XS0 12:0 0x0
YS0 25:13 0x0
SC:SC_CLIP_1_B · [R/W] · 32 bits · Access: 8/16/32 · MMReg:0x43bc
Field Name Bits Default Description
XS1 12:0 0x0
YS1 25:13 0x0
SC:SC_CLIP_2_A · [R/W] · 32 bits · Access: 8/16/32 · MMReg:0x43c0
Field Name Bits Default Description
XS0 12:0 0x0
YS0 25:13 0x0
SC:SC_CLIP_2_B · [R/W] · 32 bits · Access: 8/16/32 · MMReg:0x43c4
Field Name Bits Default Description
XS1 12:0 0x0
YS1 25:13 0x0
SC:SC_CLIP_3_A · [R/W] · 32 bits · Access: 8/16/32 · MMReg:0x43c8
Field Name Bits Default Description
© 2008 Advanced Micro Devices, Inc.
Proprietary 35
Revision 1.0 February 25, 2008
XS0 12:0 0x0
YS0 25:13 0x0
SC:SC_CLIP_3_B · [R/W] · 32 bits · Access: 8/16/32 · MMReg:0x43cc
Field Name Bits Default Description
XS1 12:0 0x0
YS1 25:13 0x0
SC:SC_CLIP_RULE · [R/W] · 32 bits · Access: 8/16/32 · MMReg:0x43d0
DESCRIPTION: OpenGL Clip boolean function
Field Name Bits Default Description
CLIP_RULE 15:0 0x0 OpenGL Clip boolean function. The `inside` flags for
each of the four clip rectangles form a 4-bit binary
number. The corresponding bit in this 16-bit number
specifies whether the pixel is visible.
SC:SC_EDGERULE · [R/W] · 32 bits · Access: 8/16/32 · MMReg:0x43a8
DESCRIPTION: Edge rules - what happens when an edge falls exactly on a sample point
Field Name Bits Default Description
ER_TRI 4:0 0x0 Edge rules for triangles, points, left-right lines, right-left
lines, upper-bottom lines, bottom-upper lines. For values
0 to 15, bit 0 specifies whether a sample on a horizontal-
bottom edge is in, bit 1 specifies whether a sample on a
horizontal-top edge is in, bit 2 species whether a sample
on a right edge is in, bit 3 specifies whether a sample on
a left edge is in. For values 16 to 31, bit 0 specifies
whether a sample on a vertical-right edge is in, bit 1
specifies whether a sample on a vertical-left edge is in,
bit 2 species whether a sample on a bottom edge is in, bit
3 specifies whether a sample on a top edge is in
POSSIBLE VALUES:
00 - L-in,R-in,HT-in,HB-in
01 - L-in,R-in,HT-in,HB-out
02 - L-in,R-in,HT-out,HB-in
03 - L-in,R-in,HT-out,HB-out
04 - L-in,R-out,HT-in,HB-in
05 - L-in,R-out,HT-in,HB-out
06 - L-in,R-out,HT-out,HB-in
07 - L-in,R-out,HT-out,HB-out
08 - L-out,R-in,HT-in,HB-in
09 - L-out,R-in,HT-in,HB-out
10 - L-out,R-in,HT-out,HB-in
11 - L-out,R-in,HT-out,HB-out
12 - L-out,R-out,HT-in,HB-in
© 2008 Advanced Micro Devices, Inc.
Proprietary 36
Revision 1.0 February 25, 2008
13 - L-out,R-out,HT-in,HB-out
14 - L-out,R-out,HT-out,HB-in
15 - L-out,R-out,HT-out,HB-out
16 - T-in,B-in,VL-in,VR-in
17 - T-in,B-in,VL-in,VR-out
18 - T-in,B-in,VL,VR-in
19 - T-in,B-in,VL-out,VR-out
20 - T-out,B-in,VL-in,VR-in
21 - T-out,B-in,VL-in,VR-out
22 - T-out,B-in,VL-out,VR-in
23 - T-out,B-in,VL-out,VR-out
24 - T-in,B-out,VL-in,VR-in
25 - T-in,B-out,VL-in,VR-out
26 - T-in,B-out,VL-out,VR-in
27 - T-in,B-out,VL-out,VR-out
28 - T-out,B-out,VL-in,VR-in
29 - T-out,B-out,VL-in,VR-out
30 - T-out,B-out,VL-out,VR-in
31 - T-out,B-out,VL-out,VR-out
ER_POINT 9:5 0x0 Edge rules for triangles, points, left-right lines, right-left
lines, upper-bottom lines, bottom-upper lines. For values
0 to 15, bit 0 specifies whether a sample on a horizontal-
bottom edge is in, bit 1 specifies whether a sample on a
horizontal-top edge is in, bit 2 species whether a sample
on a right edge is in, bit 3 specifies whether a sample on
a left edge is in. For values 16 to 31, bit 0 specifies
whether a sample on a vertical-right edge is in, bit 1
specifies whether a sample on a vertical-left edge is in,
bit 2 species whether a sample on a bottom edge is in, bit
3 specifies whether a sample on a top edge is in
POSSIBLE VALUES:
00 - L-in,R-in,HT-in,HB-in
01 - L-in,R-in,HT-in,HB-out
02 - L-in,R-in,HT-out,HB-in
03 - L-in,R-in,HT-out,HB-out
04 - L-in,R-out,HT-in,HB-in
05 - L-in,R-out,HT-in,HB-out
06 - L-in,R-out,HT-out,HB-in
07 - L-in,R-out,HT-out,HB-out
08 - L-out,R-in,HT-in,HB-in
09 - L-out,R-in,HT-in,HB-out
10 - L-out,R-in,HT-out,HB-in
11 - L-out,R-in,HT-out,HB-out
12 - L-out,R-out,HT-in,HB-in
13 - L-out,R-out,HT-in,HB-out
14 - L-out,R-out,HT-out,HB-in
15 - L-out,R-out,HT-out,HB-out
16 - T-in,B-in,VL-in,VR-in
17 - T-in,B-in,VL-in,VR-out
18 - T-in,B-in,VL,VR-in
19 - T-in,B-in,VL-out,VR-out
20 - T-in,B-out,VL-in,VR-in
© 2008 Advanced Micro Devices, Inc.
Proprietary 37
Revision 1.0 February 25, 2008
21 - T-in,B-out,VL-in,VR-out
22 - T-in,B-out,VL-out,VR-in
23 - T-in,B-out,VL-out,VR-out
24 - T-out,B-in,VL-in,VR-in
25 - T-out,B-in,VL-in,VR-out
26 - T-out,B-in,VL-out,VR-in
27 - T-out,B-in,VL-out,VR-out
28 - T-out,B-out,VL-in,VR-in
29 - T-out,B-out,VL-in,VR-out
30 - T-out,B-out,VL-out,VR-in
31 - T-out,B-out,VL-out,VR-out
ER_LINE_LR 14:10 0x0 Edge rules for triangles, points, left-right lines, right-left
lines, upper-bottom lines, bottom-upper lines. For values
0 to 15, bit 0 specifies whether a sample on a horizontal-
bottom edge is in, bit 1 specifies whether a sample on a
horizontal-top edge is in, bit 2 species whether a sample
on a right edge is in, bit 3 specifies whether a sample on
a left edge is in. For values 16 to 31, bit 0 specifies
whether a sample on a vertical-right edge is in, bit 1
specifies whether a sample on a vertical-left edge is in,
bit 2 species whether a sample on a bottom edge is in, bit
3 specifies whether a sample on a top edge is in
POSSIBLE VALUES:
00 - L-in,R-in,HT-in,HB-in
01 - L-in,R-in,HT-in,HB-out
02 - L-in,R-in,HT-out,HB-in
03 - L-in,R-in,HT-out,HB-out
04 - L-in,R-out,HT-in,HB-in
05 - L-in,R-out,HT-in,HB-out
06 - L-in,R-out,HT-out,HB-in
07 - L-in,R-out,HT-out,HB-out
08 - L-out,R-in,HT-in,HB-in
09 - L-out,R-in,HT-in,HB-out
10 - L-out,R-in,HT-out,HB-in
11 - L-out,R-in,HT-out,HB-out
12 - L-out,R-out,HT-in,HB-in
13 - L-out,R-out,HT-in,HB-out
14 - L-out,R-out,HT-out,HB-in
15 - L-out,R-out,HT-out,HB-out
16 - T-in,B-in,VL-in,VR-in
17 - T-in,B-in,VL-in,VR-out
18 - T-in,B-in,VL,VR-in
19 - T-in,B-in,VL-out,VR-out
20 - T-in,B-out,VL-in,VR-in
21 - T-in,B-out,VL-in,VR-out
22 - T-in,B-out,VL-out,VR-in
23 - T-in,B-out,VL-out,VR-out
24 - T-out,B-in,VL-in,VR-in
25 - T-out,B-in,VL-in,VR-out
26 - T-out,B-in,VL-out,VR-in
27 - T-out,B-in,VL-out,VR-out
28 - T-out,B-out,VL-in,VR-in
© 2008 Advanced Micro Devices, Inc.
Proprietary 38
Revision 1.0 February 25, 2008
29 - T-out,B-out,VL-in,VR-out
30 - T-out,B-out,VL-out,VR-in
31 - T-out,B-out,VL-out,VR-out
ER_LINE_RL 19:15 0x0 Edge rules for triangles, points, left-right lines, right-left
lines, upper-bottom lines, bottom-upper lines. For values
0 to 15, bit 0 specifies whether a sample on a horizontal-
bottom edge is in, bit 1 specifies whether a sample on a
horizontal-top edge is in, bit 2 species whether a sample
on a right edge is in, bit 3 specifies whether a sample on
a left edge is in. For values 16 to 31, bit 0 specifies
whether a sample on a vertical-right edge is in, bit 1
specifies whether a sample on a vertical-left edge is in,
bit 2 species whether a sample on a bottom edge is in, bit
3 specifies whether a sample on a top edge is in
POSSIBLE VALUES:
00 - L-in,R-in,HT-in,HB-in
01 - L-in,R-in,HT-in,HB-out
02 - L-in,R-in,HT-out,HB-in
03 - L-in,R-in,HT-out,HB-out
04 - L-in,R-out,HT-in,HB-in
05 - L-in,R-out,HT-in,HB-out
06 - L-in,R-out,HT-out,HB-in
07 - L-in,R-out,HT-out,HB-out
08 - L-out,R-in,HT-in,HB-in
09 - L-out,R-in,HT-in,HB-out
10 - L-out,R-in,HT-out,HB-in
11 - L-out,R-in,HT-out,HB-out
12 - L-out,R-out,HT-in,HB-in
13 - L-out,R-out,HT-in,HB-out
14 - L-out,R-out,HT-out,HB-in
15 - L-out,R-out,HT-out,HB-out
16 - T-in,B-in,VL-in,VR-in
17 - T-in,B-in,VL-in,VR-out
18 - T-in,B-in,VL,VR-in
19 - T-in,B-in,VL-out,VR-out
20 - T-in,B-out,VL-in,VR-in
21 - T-in,B-out,VL-in,VR-out
22 - T-in,B-out,VL-out,VR-in
23 - T-in,B-out,VL-out,VR-out
24 - T-out,B-in,VL-in,VR-in
25 - T-out,B-in,VL-in,VR-out
26 - T-out,B-in,VL-out,VR-in
27 - T-out,B-in,VL-out,VR-out
28 - T-out,B-out,VL-in,VR-in
29 - T-out,B-out,VL-in,VR-out
30 - T-out,B-out,VL-out,VR-in
31 - T-out,B-out,VL-out,VR-out
ER_LINE_TB 24:20 0x0 Edge rules for triangles, points, left-right lines, right-left
lines, upper-bottom lines, bottom-upper lines. For values
0 to 15, bit 0 specifies whether a sample on a horizontal-
bottom edge is in, bit 1 specifies whether a sample on a
© 2008 Advanced Micro Devices, Inc.
Proprietary 39
Revision 1.0 February 25, 2008
horizontal-top edge is in, bit 2 species whether a sample
on a right edge is in, bit 3 specifies whether a sample on
a left edge is in. For values 16 to 31, bit 0 specifies
whether a sample on a vertical-right edge is in, bit 1
specifies whether a sample on a vertical-left edge is in,
bit 2 species whether a sample on a bottom edge is in, bit
3 specifies whether a sample on a top edge is in
POSSIBLE VALUES:
00 - L-in,R-in,HT-in,HB-in
01 - L-in,R-in,HT-in,HB-out
02 - L-in,R-in,HT-out,HB-in
03 - L-in,R-in,HT-out,HB-out
04 - L-in,R-out,HT-in,HB-in
05 - L-in,R-out,HT-in,HB-out
06 - L-in,R-out,HT-out,HB-in
07 - L-in,R-out,HT-out,HB-out
08 - L-out,R-in,HT-in,HB-in
09 - L-out,R-in,HT-in,HB-out
10 - L-out,R-in,HT-out,HB-in
11 - L-out,R-in,HT-out,HB-out
12 - L-out,R-out,HT-in,HB-in
13 - L-out,R-out,HT-in,HB-out
14 - L-out,R-out,HT-out,HB-in
15 - L-out,R-out,HT-out,HB-out
16 - T-in,B-in,VL-in,VR-in
17 - T-in,B-in,VL-in,VR-out
18 - T-in,B-in,VL,VR-in
19 - T-in,B-in,VL-out,VR-out
20 - T-in,B-out,VL-in,VR-in
21 - T-in,B-out,VL-in,VR-out
22 - T-in,B-out,VL-out,VR-in
23 - T-in,B-out,VL-out,VR-out
24 - T-out,B-in,VL-in,VR-in
25 - T-out,B-in,VL-in,VR-out
26 - T-out,B-in,VL-out,VR-in
27 - T-out,B-in,VL-out,VR-out
28 - T-out,B-out,VL-in,VR-in
29 - T-out,B-out,VL-in,VR-out
30 - T-out,B-out,VL-out,VR-in
31 - T-out,B-out,VL-out,VR-out
ER_LINE_BT 29:25 0x0 Edge rules for triangles, points, left-right lines, right-left
lines, upper-bottom lines, bottom-upper lines. For values
0 to 15, bit 0 specifies whether a sample on a horizontal-
bottom edge is in, bit 1 specifies whether a sample on a
horizontal-top edge is in, bit 2 species whether a sample
on a right edge is in, bit 3 specifies whether a sample on
a left edge is in. For values 16 to 31, bit 0 specifies
whether a sample on a vertical-right edge is in, bit 1
specifies whether a sample on a vertical-left edge is in,
bit 2 species whether a sample on a bottom edge is in, bit
3 specifies whether a sample on a top edge is in
© 2008 Advanced Micro Devices, Inc.
Proprietary 40
Revision 1.0 February 25, 2008
POSSIBLE VALUES:
00 - L-in,R-in,HT-in,HB-in
01 - L-in,R-in,HT-in,HB-out
02 - L-in,R-in,HT-out,HB-in
03 - L-in,R-in,HT-out,HB-out
04 - L-in,R-out,HT-in,HB-in
05 - L-in,R-out,HT-in,HB-out
06 - L-in,R-out,HT-out,HB-in
07 - L-in,R-out,HT-out,HB-out
08 - L-out,R-in,HT-in,HB-in
09 - L-out,R-in,HT-in,HB-out
10 - L-out,R-in,HT-out,HB-in
11 - L-out,R-in,HT-out,HB-out
12 - L-out,R-out,HT-in,HB-in
13 - L-out,R-out,HT-in,HB-out
14 - L-out,R-out,HT-out,HB-in
15 - L-out,R-out,HT-out,HB-out
16 - T-in,B-in,VL-in,VR-in
17 - T-in,B-in,VL-in,VR-out
18 - T-in,B-in,VL,VR-in
19 - T-in,B-in,VL-out,VR-out
20 - T-in,B-out,VL-in,VR-in
21 - T-in,B-out,VL-in,VR-out
22 - T-in,B-out,VL-out,VR-in
23 - T-in,B-out,VL-out,VR-out
24 - T-out,B-in,VL-in,VR-in
25 - T-out,B-in,VL-in,VR-out
26 - T-out,B-in,VL-out,VR-in
27 - T-out,B-in,VL-out,VR-out
28 - T-out,B-out,VL-in,VR-in
29 - T-out,B-out,VL-in,VR-out
30 - T-out,B-out,VL-out,VR-in
31 - T-out,B-out,VL-out,VR-out
SC:SC_HYPERZ_EN · [R/W] · 32 bits · Access: 8/16/32 · MMReg:0x43a4
DESCRIPTION: Hierarchical Z Enable
Field Name Bits Default Description
HZ_EN 0 0x0 Enable for hierarchical Z.
POSSIBLE VALUES:
00 - Disables Hyper-Z.
01 - Enables Hyper-Z.
HZ_MAX 1 0x0 Specifies whether to compute min or max z value
POSSIBLE VALUES:
00 - HZ block computes minimum z value
01 - HZ block computes maximum z value
HZ_ADJ 4:2 0x0 Specifies adjustment to get added or subtracted from
© 2008 Advanced Micro Devices, Inc.
Proprietary 41
Revision 1.0 February 25, 2008
computed z value
POSSIBLE VALUES:
00 - Add or Subtract 1/256 << ze
01 - Add or Subtract 1/128 << ze
02 - Add or Subtract 1/64 << ze
03 - Add or Subtract 1/32 << ze
04 - Add or Subtract 1/16 << ze
05 - Add or Subtract 1/8 << ze
06 - Add or Subtract 1/4 << ze
07 - Add or Subtract 1/2 << ze
HZ_Z0MIN 5 0x0 Specifies whether vertex 0 z contains minimum z value
POSSIBLE VALUES:
00 - Vertex 0 does not contain minimum z value
01 - Vertex 0 does contain minimum z value
HZ_Z0MAX 6 0x0 Specifies whether vertex 0 z contains maximum z value
POSSIBLE VALUES:
00 - Vertex 0 does not contain maximum z value
01 - Vertex 0 does contain maximum z value
SC:SC_SCISSOR0 · [R/W] · 32 bits · Access: 8/16/32 · MMReg:0x43e0
DESCRIPTION: Scissor rectangle specification
Field Name Bits Default Description
XS0 12:0 0x0 Left hand edge of scissor rectangle
YS0 25:13 0x0 Upper edge of scissor rectangle
SC:SC_SCISSOR1 · [R/W] · 32 bits · Access: 8/16/32 · MMReg:0x43e4
DESCRIPTION: Scissor rectangle specification
Field Name Bits Default Description
XS1 12:0 0x0 Right hand edge of scissor rectangle
YS1 25:13 0x0 Lower edge of scissor rectangle
SC:SC_SCREENDOOR · [R/W] · 32 bits · Access: 8/16/32 · MMReg:0x43e8
DESCRIPTION: Screen door sample mask
Field Name Bits Default Description
SCREENDOOR 23:0 0x0 Screen door sample mask - 1 means sample may be
covered, 0 means sample is not covered
© 2008 Advanced Micro Devices, Inc.
Proprietary 42
Revision 1.0 February 25, 2008
1.7 Setup Unit Registers
SU:SU_CULL_MODE · [R/W] · 32 bits · Access: 8/16/32 · MMReg:0x42b8
DESCRIPTION: Culling Enables
Field Name Bits Default Description
CULL_FRONT 0 0x0 Enable for front-face culling.
POSSIBLE VALUES:
00 - Do not cull front-facing triangles.
01 - Cull front-facing triangles.
CULL_BACK 1 0x0 Enable for back-face culling.
POSSIBLE VALUES:
00 - Do not cull back-facing triangles.
01 - Cull back-facing triangles.
FACE 2 0x0 X-Ored with cross product sign to determine positive
facing
POSSIBLE VALUES:
00 - Positive cross product is front (CCW).
01 - Negative cross product is front (CW).
SU:SU_DEPTH_OFFSET · [R/W] · 32 bits · Access: 8/16/32 · MMReg:0x42c4
DESCRIPTION: SU Depth Offset value
Field Name Bits Default Description
OFFSET 31:0 0x0 SPFP Floating point applied to depth before conversion
to FXP.
SU:SU_DEPTH_SCALE · [R/W] · 32 bits · Access: 8/16/32 · MMReg:0x42c0
DESCRIPTION: SU Depth Scale value
Field Name Bits Default Description
SCALE 31:0 0x3F800000 SPFP Floating point applied to depth before conversion
to FXP.
SU:SU_POLY_OFFSET_BACK_OFFSET · [R/W] · 32 bits · Access: 8/16/32 · MMReg:0x42b0
DESCRIPTION: Back-Facing Polygon Offset Offset
Field Name Bits Default Description
OFFSET 31:0 0x0 Specifies polygon offset offset for back-facing polygons;
32b IEEE float format; applied after Z scale & offset (0
to 2^24-1 range)
© 2008 Advanced Micro Devices, Inc.
Proprietary 43
Revision 1.0 February 25, 2008
SU:SU_POLY_OFFSET_BACK_SCALE · [R/W] · 32 bits · Access: 8/16/32 · MMReg:0x42ac
DESCRIPTION: Back-Facing Polygon Offset Scale
Field Name Bits Default Description
SCALE 31:0 0x0 Specifies polygon offset scale for back-facing polygons;
32-bit IEEE float format; applied after Z scale & offset
(0 to 2^24-1 range); slope computed in subpixels (1/12 or
1/16)
SU:SU_POLY_OFFSET_ENABLE · [R/W] · 32 bits · Access: 8/16/32 · MMReg:0x42b4
DESCRIPTION: Enables for polygon offset
Field Name Bits Default Description
FRONT_ENABLE 0 0x0 Enables front facing polygon`s offset.
POSSIBLE VALUES:
00 - Disable front offset.
01 - Enable front offset.
BACK_ENABLE 1 0x0 Enables back facing polygon`s offset.
POSSIBLE VALUES:
00 - Disable back offset.
01 - Enable back offset.
PARA_ENABLE 2 0x0 Forces all parallelograms to have FRONT_FACING for
poly offset -- Need to have FRONT_ENABLE also set to
have Z offset for parallelograms.
POSSIBLE VALUES:
00 - Disable front offset for parallelograms.
01 - Enable front offset for parallelograms.
SU:SU_POLY_OFFSET_FRONT_OFFSET · [R/W] · 32 bits · Access: 8/16/32 · MMReg:0x42a8
DESCRIPTION: Front-Facing Polygon Offset Offset
Field Name Bits Default Description
OFFSET 31:0 0x0 Specifies polygon offset offset for front-facing polygons;
32b IEEE float format; applied after Z scale & offset (0
to 2^24-1 range)
SU:SU_POLY_OFFSET_FRONT_SCALE · [R/W] · 32 bits · Access: 8/16/32 · MMReg:0x42a4
DESCRIPTION: Front-Facing Polygon Offset Scale
Field Name Bits Default Description
SCALE 31:0 0x0 Specifies polygon offset scale for front-facing polygons;
32b IEEE float format; applied after Z scale & offset (0
to 2^24-1 range); slope computed in subpixels (1/12 or
1/16)
© 2008 Advanced Micro Devices, Inc.
Proprietary 44
Revision 1.0 February 25, 2008
SU:SU_REG_DEST · [R/W] · 32 bits · Access: 8/16/32 · MMReg:0x42c8
DESCRIPTION: SU Raster pipe destination select for registers
Field Name Bits Default Description
SELECT 3:0 0xF Select which of the 2 pipes (enable per pipe) to send
register read/write to. b0: P0 enable, b3: P1 enable
SU:SU_TEX_WRAP · [R/W] · 32 bits · Access: 8/16/32 · MMReg:0x42a0
DESCRIPTION: Enables for Cylindrical Wrapping
Field Name Bits Default Description
T0C0 0 0x0 POSSIBLE VALUES:
00 - Disable cylindrical wrapping for tex 0 comp 0.
01 - Enable cylindrical wrapping for tex 0 comp 0.
T0C1 1 0x0 POSSIBLE VALUES:
00 - Disable cylindrical wrapping for tex 0 comp 1.
01 - Enable cylindrical wrapping for tex 0 comp 1.
T0C2 2 0x0 POSSIBLE VALUES:
00 - Disable cylindrical wrapping for tex 0 comp 2.
01 - Enable cylindrical wrapping for tex 0 comp 2.
T0C3 3 0x0 POSSIBLE VALUES:
00 - Disable cylindrical wrapping for tex 0 comp 3.
01 - Enable cylindrical wrapping for tex 0 comp 3.
T1C0 4 0x0 POSSIBLE VALUES:
00 - Disable cylindrical wrapping for tex 1 comp 0.
01 - Enable cylindrical wrapping for tex 1 comp 0.
T1C1 5 0x0 POSSIBLE VALUES:
00 - Disable cylindrical wrapping for tex 1 comp 1.
01 - Enable cylindrical wrapping for tex 1 comp 1.
T1C2 6 0x0 POSSIBLE VALUES:
00 - Disable cylindrical wrapping for tex 1 comp 2.
01 - Enable cylindrical wrapping for tex 1 comp 2.
T1C3 7 0x0 POSSIBLE VALUES:
00 - Disable cylindrical wrapping for tex 1 comp 3.
01 - Enable cylindrical wrapping for tex 1 comp 3.
T2C0 8 0x0 POSSIBLE VALUES:
00 - Disable cylindrical wrapping for tex 2 comp 0.
01 - Enable cylindrical wrapping for tex 2 comp 0.
T2C1 9 0x0 POSSIBLE VALUES:
00 - Disable cylindrical wrapping for tex 2 comp 1.
01 - Enable cylindrical wrapping for tex 2 comp 1.
T2C2 10 0x0 POSSIBLE VALUES:
00 - Disable cylindrical wrapping for tex 2 comp 2.
01 - Enable cylindrical wrapping for tex 2 comp 2.
T2C3 11 0x0 POSSIBLE VALUES:
00 - Disable cylindrical wrapping for tex 2 comp 3.
© 2008 Advanced Micro Devices, Inc.
Proprietary 45
Revision 1.0 February 25, 2008
01 - Enable cylindrical wrapping for tex 2 comp 3.
T3C0 12 0x0 POSSIBLE VALUES:
00 - Disable cylindrical wrapping for tex 3 comp 0.
01 - Enable cylindrical wrapping for tex 3 comp 0.
T3C1 13 0x0 POSSIBLE VALUES:
00 - Disable cylindrical wrapping for tex 3 comp 1.
01 - Enable cylindrical wrapping for tex 3 comp 1.
T3C2 14 0x0 POSSIBLE VALUES:
00 - Disable cylindrical wrapping for tex 3 comp 2.
01 - Enable cylindrical wrapping for tex 3 comp 2.
T3C3 15 0x0 POSSIBLE VALUES:
00 - Disable cylindrical wrapping for tex 3 comp 3.
01 - Enable cylindrical wrapping for tex 3 comp 3.
T4C0 16 0x0 POSSIBLE VALUES:
00 - Disable cylindrical wrapping for tex 4 comp 0.
01 - Enable cylindrical wrapping for tex 4 comp 0.
T4C1 17 0x0 POSSIBLE VALUES:
00 - Disable cylindrical wrapping for tex 4 comp 1.
01 - Enable cylindrical wrapping for tex 4 comp 1.
T4C2 18 0x0 POSSIBLE VALUES:
00 - Disable cylindrical wrapping for tex 4 comp 2.
01 - Enable cylindrical wrapping for tex 4 comp 2.
T4C3 19 0x0 POSSIBLE VALUES:
00 - Disable cylindrical wrapping for tex 4 comp 3.
01 - Enable cylindrical wrapping for tex 4 comp 3.
T5C0 20 0x0 POSSIBLE VALUES:
00 - Disable cylindrical wrapping for tex 5 comp 0.
01 - Enable cylindrical wrapping for tex 5 comp 0.
T5C1 21 0x0 POSSIBLE VALUES:
00 - Disable cylindrical wrapping for tex 5 comp 1.
01 - Enable cylindrical wrapping for tex 5 comp 1.
T5C2 22 0x0 POSSIBLE VALUES:
00 - Disable cylindrical wrapping for tex 5 comp 2.
01 - Enable cylindrical wrapping for tex 5 comp 2.
T5C3 23 0x0 POSSIBLE VALUES:
00 - Disable cylindrical wrapping for tex 5 comp 3.
01 - Enable cylindrical wrapping for tex 5 comp 3.
T6C0 24 0x0 POSSIBLE VALUES:
00 - Disable cylindrical wrapping for tex 6 comp 0.
01 - Enable cylindrical wrapping for tex 6 comp 0.
T6C1 25 0x0 POSSIBLE VALUES:
00 - Disable cylindrical wrapping for tex 6 comp 1.
01 - Enable cylindrical wrapping for tex 6 comp 1.
T6C2 26 0x0 POSSIBLE VALUES:
00 - Disable cylindrical wrapping for tex 6 comp 2.
01 - Enable cylindrical wrapping for tex 6 comp 2.
T6C3 27 0x0 POSSIBLE VALUES:
00 - Disable cylindrical wrapping for tex 6 comp 3.
© 2008 Advanced Micro Devices, Inc.
Proprietary 46
Revision 1.0 February 25, 2008
01 - Enable cylindrical wrapping for tex 6 comp 3.
T7C0 28 0x0 POSSIBLE VALUES:
00 - Disable cylindrical wrapping for tex 7 comp 0.
01 - Enable cylindrical wrapping for tex 7 comp 0.
T7C1 29 0x0 POSSIBLE VALUES:
00 - Disable cylindrical wrapping for tex 7 comp 1.
01 - Enable cylindrical wrapping for tex 7 comp 1.
T7C2 30 0x0 POSSIBLE VALUES:
00 - Disable cylindrical wrapping for tex 7 comp 2.
01 - Enable cylindrical wrapping for tex 7 comp 2.
T7C3 31 0x0 POSSIBLE VALUES:
00 - Disable cylindrical wrapping for tex 7 comp 3.
01 - Enable cylindrical wrapping for tex 7 comp 3.
© 2008 Advanced Micro Devices, Inc.
Proprietary 47
Revision 1.0 February 25, 2008
1.8 Texture Registers
TX:TX_BORDER_COLOR_[0-15] · [R/W] · 32 bits · Access: 8/16/32 · MMReg:0x45c0-0x45fc
DESCRIPTION: Border Color for Map 0
Field Name Bits Default Description
BORDER_COLOR 31:0 none Color used for borders. Format is the same as the texture
being bordered.
TX:TX_CHROMA_KEY_[0-15] · [R/W] · 32 bits · Access: 8/16/32 · MMReg:0x4580-0x45bc
DESCRIPTION: Texture Chroma Key for Map 0
Field Name Bits Default Description
CHROMA_KEY 31:0 none Color used for chroma key compare. Format is the same
as the texture being keyed.
TX:TX_ENABLE · [R/W] · 32 bits · Access: 8/16/32 · MMReg:0x4104
DESCRIPTION: Texture Enables for Maps 0 to 15
Field Name Bits Default Description
TEX_0_ENABLE 0 none Texture Map 0 Enable.
POSSIBLE VALUES:
00 - Disable, T0(ARGB) = 1,0,0,0
01 - Enable
TEX_1_ENABLE 1 none Texture Map 1 Enable.
POSSIBLE VALUES:
00 - Disable, T1(ARGB) = 1,0,0,0
01 - Enable
TEX_2_ENABLE 2 none Texture Map 2 Enable.
POSSIBLE VALUES:
00 - Disable, T2(ARGB) = 1,0,0,0
01 - Enable
TEX_3_ENABLE 3 none Texture Map 3 Enable.
POSSIBLE VALUES:
00 - Disable, T3(ARGB) = 1,0,0,0
01 - Enable
TEX_4_ENABLE 4 none Texture Map 4 Enable.
POSSIBLE VALUES:
00 - Disable, T4(ARGB) = 1,0,0,0
01 - Enable
TEX_5_ENABLE 5 none Texture Map 5 Enable.
© 2008 Advanced Micro Devices, Inc.
Proprietary 48
Revision 1.0 February 25, 2008
POSSIBLE VALUES:
00 - Disable, T5(ARGB) = 1,0,0,0
01 - Enable
TEX_6_ENABLE 6 none Texture Map 6 Enable.
POSSIBLE VALUES:
00 - Disable, T6(ARGB) = 1,0,0,0
01 - Enable
TEX_7_ENABLE 7 none Texture Map 7 Enable.
POSSIBLE VALUES:
00 - Disable, T7(ARGB) = 1,0,0,0
01 - Enable
TEX_8_ENABLE 8 none Texture Map 8 Enable.
POSSIBLE VALUES:
00 - Disable, T8(ARGB) = 1,0,0,0
01 - Enable
TEX_9_ENABLE 9 none Texture Map 9 Enable.
POSSIBLE VALUES:
00 - Disable, T9(ARGB) = 1,0,0,0
01 - Enable
TEX_10_ENABLE 10 none Texture Map 10 Enable.
POSSIBLE VALUES:
00 - Disable, T10(ARGB) = 1,0,0,0
01 - Enable
TEX_11_ENABLE 11 none Texture Map 11 Enable.
POSSIBLE VALUES:
00 - Disable, T11(ARGB) = 1,0,0,0
01 - Enable
TEX_12_ENABLE 12 none Texture Map 12 Enable.
POSSIBLE VALUES:
00 - Disable, T12(ARGB) = 1,0,0,0
01 - Enable
TEX_13_ENABLE 13 none Texture Map 13 Enable.
POSSIBLE VALUES:
00 - Disable, T13(ARGB) = 1,0,0,0
01 - Enable
TEX_14_ENABLE 14 none Texture Map 14 Enable.
POSSIBLE VALUES:
00 - Disable, T14(ARGB) = 1,0,0,0
© 2008 Advanced Micro Devices, Inc.
Proprietary 49
Revision 1.0 February 25, 2008
01 - Enable
TEX_15_ENABLE 15 none Texture Map 15 Enable.
POSSIBLE VALUES:
00 - Disable, T15(ARGB) = 1,0,0,0
01 - Enable
TX:TX_FILTER0_[0-15] · [R/W] · 32 bits · Access: 8/16/32 · MMReg:0x4400-0x443c
DESCRIPTION: Texture Filter State for Map 0
Field Name Bits Default Description
CLAMP_S 2:0 none Clamp mode for first texture coordinate
POSSIBLE VALUES:
00 - Wrap (repeat)
01 - Mirror
02 - Clamp to last texel (0.0 to 1.0)
03 - MirrorOnce to last texel (-1.0 to 1.0)
04 - Clamp half way to border color (0.0 to 1.0)
05 - MirrorOnce half way to border color (-1.0 to 1.0)
06 - Clamp to border color (0.0 to 1.0)
07 - MirrorOnce to border color (-1.0 to 1.0)
CLAMP_T 5:3 none Clamp mode for second texture coordinate
POSSIBLE VALUES:
00 - Wrap (repeat)
01 - Mirror
02 - Clamp to last texel (0.0 to 1.0)
03 - MirrorOnce to last texel (-1.0 to 1.0)
04 - Clamp half way to border color (0.0 to 1.0)
05 - MirrorOnce half way to border color (-1.0 to 1.0)
06 - Clamp to border color (0.0 to 1.0)
07 - MirrorOnce to border color (-1.0 to 1.0)
CLAMP_R 8:6 none Clamp mode for third texture coordinate
POSSIBLE VALUES:
00 - Wrap (repeat)
01 - Mirror
02 - Clamp to last texel (0.0 to 1.0)
03 - MirrorOnce to last texel (-1.0 to 1.0)
04 - Clamp half way to border color (0.0 to 1.0)
05 - MirrorOnce half way to border color (-1.0 to 1.0)
06 - Clamp to border color (0.0 to 1.0)
07 - MirrorOnce to border color (-1.0 to 1.0)
MAG_FILTER 10:9 none Filter used when texture is magnified
POSSIBLE VALUES:
00 - Reserved
01 - Point
© 2008 Advanced Micro Devices, Inc.
Proprietary 50
Revision 1.0 February 25, 2008
02 - Linear
03 - Reserved
MIN_FILTER 12:11 none Filter used when texture is minified
POSSIBLE VALUES:
00 - Reserved
01 - Point
02 - Linear
03 - Reserved
MIP_FILTER 14:13 none Filter used between mipmap levels
POSSIBLE VALUES:
00 - None
01 - Point
02 - Linear
03 - Reserved
VOL_FILTER 16:15 none Filter used between layers of a volume
POSSIBLE VALUES:
00 - None (no filter specifed, select from MIN/MAG
filters)
01 - Point
02 - Linear
03 - Reserved
MAX_MIP_LEVEL 20:17 none LOD index of largest (finest) mipmap to use (0 is
largest). Ranges from 0 to NUM_LEVELS.
Reserved 23:21 none
ID 31:28 none Logical id for this physical texture
TX:TX_FILTER1_[0-15] · [R/W] · 32 bits · Access: 8/16/32 · MMReg:0x4440-0x447c
DESCRIPTION: Texture Filter State for Map 0
Field Name Bits Default Description
CHROMA_KEY_MODE 1:0 none Chroma Key Mode
POSSIBLE VALUES:
00 - Disable
01 - ChromaKey (kill pixel if any sample matches
chroma key)
02 - ChromaKeyBlend (set sample to 0 if it matches
chroma key)
MC_ROUND 2 none Bilinear rounding mode
POSSIBLE VALUES:
00 - Normal rounding on all components (+0.5)
01 - MPEG4 rounding on all components (+0.25)
LOD_BIAS 12:3 none (s4.5). Ranges from -16.0 to 15.99. Mipmap LOD bias
measured in mipmap levels. Added to the signed,
© 2008 Advanced Micro Devices, Inc.
Proprietary 51
Revision 1.0 February 25, 2008
computed LOD before the LOD is clamped.
Reserved 13 none
MC_COORD_TRUNCATE 14 none MPEG coordinate truncation mode
POSSIBLE VALUES:
00 - Dont truncate coordinate fractions.
01 - Truncate coordinate fractions to 0.0 and 0.5 for
MPEG
TX:TX_FORMAT0_[0-15] · [R/W] · 32 bits · Access: 8/16/32 · MMReg:0x4480-0x44bc
DESCRIPTION: Texture Format State for Map 0
Field Name Bits Default Description
TXWIDTH 10:0 none Image width - 1. The largest image is 2048 texels. When
wrapping or mirroring, must be a power of 2. When
mipmapping, must be a power of 2 or padded to a power
of 2 in memory. Can always be non-square, except for
cube maps which must be square.
TXHEIGHT 21:11 none Image height - 1. The largest image is 2048 texels. When
wrapping or mirroring, must be a power of 2. When
mipmapping, must be a power of 2 or padded to a power
of 2 in memory. Can always be non-square, except for
cube maps which must be square.
TXDEPTH 25:22 none LOG2(depth) of volume texture
NUM_LEVELS 29:26 none Number of mipmap levels minus 1. Ranges from 0 to 11.
Equivalent to LOD index of smallest (coarsest) mipmap
to use.
PROJECTED 30 none Specifies whether texture coords are projected.
POSSIBLE VALUES:
00 - Non-Projected
01 - Projected
TXPITCH_EN 31 none Indicates when TXPITCH should be used instead of
TXWIDTH for image addressing
POSSIBLE VALUES:
00 - Use TXWIDTH for image addressing
01 - Use TXPITCH for image addressing
TX:TX_FORMAT1_[0-15] · [R/W] · 32 bits · Access: 8/16/32 · MMReg:0x44c0-0x44fc
DESCRIPTION: Texture Format State for Map 0
Field Name Bits Default Description
TXFORMAT 4:0 none Texture Format. Components are numbered right to left.
Parenthesis indicate typical uses of each format.
POSSIBLE VALUES:
© 2008 Advanced Micro Devices, Inc.
Proprietary 52
Revision 1.0 February 25, 2008
00 - TX_FMT_8
01 - TX_FMT_16
02 - TX_FMT_4_4
03 - TX_FMT_8_8
04 - TX_FMT_16_16
05 - TX_FMT_3_3_2
06 - TX_FMT_5_6_5
07 - TX_FMT_6_5_5
08 - TX_FMT_11_11_10
09 - TX_FMT_10_11_11
10 - TX_FMT_4_4_4_4
11 - TX_FMT_1_5_5_5
12 - TX_FMT_8_8_8_8
13 - TX_FMT_2_10_10_10
14 - TX_FMT_16_16_16_16
15 - Reserved
16 - Reserved
17 - Reserved
18 - TX_FMT_Y8
19 - TX_FMT_AVYU444
20 - TX_FMT_VYUY422
21 - TX_FMT_YVYU422
22 - TX_FMT_16_MPEG
23 - TX_FMT_16_16_MPEG
24 - TX_FMT_16f
25 - TX_FMT_16f_16f
26 - TX_FMT_16f_16f_16f_16f
27 - TX_FMT_32f
28 - TX_FMT_32f_32f
29 - TX_FMT_32f_32f_32f_32f
30 - TX_FMT_W24_FP
SIGNED_COMP0 5 none Component0 filter should interpret texel data as signed or
unsigned. (Ignored for Y/YUV formats.)
POSSIBLE VALUES:
00 - Component0 filter should interpret texel data as
unsigned
01 - Component0 filter should interpret texel data as
signed
SIGNED_COMP1 6 none Component1 filter should interpret texel data as signed or
unsigned. (Ignored for Y/YUV formats.)
POSSIBLE VALUES:
00 - Component1 filter should interpret texel data as
unsigned
01 - Component1 filter should interpret texel data as
signed
SIGNED_COMP2 7 none Component2 filter should interpret texel data as signed or
unsigned. (Ignored for Y/YUV formats.)
POSSIBLE VALUES:
00 - Component2 filter should interpret texel data as
© 2008 Advanced Micro Devices, Inc.
Proprietary 53
Revision 1.0 February 25, 2008
unsigned
01 - Component2 filter should interpret texel data as
signed
SIGNED_COMP3 8 none Component3 filter should interpret texel data as signed or
unsigned. (Ignored for Y/YUV formats.)
POSSIBLE VALUES:
00 - Component3 filter should interpret texel data as
unsigned
01 - Component3 filter should interpret texel data as
signed
SEL_ALPHA 11:9 none Specifies swizzling for alpha channel at the input of the
pixel shader. (Ignored for Y/YUV formats.)
POSSIBLE VALUES:
00 - Select Texture Component0 for the Alpha
Channel.
01 - Select Texture Component1 for the Alpha
Channel.
02 - Select Texture Component2 for the Alpha
Channel.
03 - Select Texture Component3 for the Alpha
Channel.
04 - Select the value 0 for the Alpha Channel.
05 - Select the value 1 for the Alpha Channel.
SEL_RED 14:12 none Specifies swizzling for red channel at the input of the
pixel shader. (Ignored for Y/YUV formats.)
POSSIBLE VALUES:
00 - Select Texture Component0 for the Red Channel.
01 - Select Texture Component1 for the Red Channel.
02 - Select Texture Component2 for the Red Channel.
03 - Select Texture Component3 for the Red Channel.
04 - Select the value 0 for the Red Channel.
05 - Select the value 1 for the Red Channel.
SEL_GREEN 17:15 none Specifies swizzling for green channel at the input of the
pixel shader. (Ignored for Y/YUV formats.)
POSSIBLE VALUES:
00 - Select Texture Component0 for the Green
Channel.
01 - Select Texture Component1 for the Green
Channel.
02 - Select Texture Component2 for the Green
Channel.
03 - Select Texture Component3 for the Green
Channel.
04 - Select the value 0 for the Green Channel.
05 - Select the value 1 for the Green Channel.
SEL_BLUE 20:18 none Specifies swizzling for blue channel at the input of the
pixel shader. (Ignored for Y/YUV formats.)
© 2008 Advanced Micro Devices, Inc.
Proprietary 54
Revision 1.0 February 25, 2008
POSSIBLE VALUES:
00 - Select Texture Component0 for the Blue
Channel.
01 - Select Texture Component1 for the Blue
Channel.
02 - Select Texture Component2 for the Blue
Channel.
03 - Select Texture Component3 for the Blue
Channel.
04 - Select the value 0 for the Blue Channel.
05 - Select the value 1 for the Blue Channel.
GAMMA 21 none Optionally remove gamma from texture before passing to
shader. Only apply to 8bit or less components.
POSSIBLE VALUES:
00 - Disable gamma removal
01 - Enable gamma removal
YUV_TO_RGB 23:22 none YUV to RGB conversion mode
POSSIBLE VALUES:
00 - Disable YUV to RGB conversion
01 - Enable YUV to RGB conversion (with clamp)
02 - Enable YUV to RGB conversion (without clamp)
SWAP_YUV 24 none POSSIBLE VALUES:
00 - Disable swap YUV mode
01 - Enable swap YUV mode (hw inverts upper bit of
U and V)
TEX_COORD_TYPE 26:25 none Specifies coordinate type.
POSSIBLE VALUES:
00 - 2D
01 - 3D
02 - Cube
03 - Reserved
CACHE 31:27 none Multi-texture performance can be optimized and made
deterministic by assigning textures to separate regions
under sw control.
POSSIBLE VALUES:
00 - WHOLE
01 - Reserved
02 - HALF_REGION_0
03 - HALF_REGION_1
04 - FOURTH_REGION_0
05 - FOURTH_REGION_1
06 - FOURTH_REGION_2
07 - FOURTH_REGION_3
08 - EIGHTH_REGION_0
09 - EIGHTH_REGION_1
© 2008 Advanced Micro Devices, Inc.
Proprietary 55
Revision 1.0 February 25, 2008
10 - EIGHTH_REGION_2
11 - EIGHTH_REGION_3
12 - EIGHTH_REGION_4
13 - EIGHTH_REGION_5
14 - EIGHTH_REGION_6
15 - EIGHTH_REGION_7
16 - SIXTEENTH_REGION_0
17 - SIXTEENTH_REGION_1
18 - SIXTEENTH_REGION_2
19 - SIXTEENTH_REGION_3
20 - SIXTEENTH_REGION_4
21 - SIXTEENTH_REGION_5
22 - SIXTEENTH_REGION_6
23 - SIXTEENTH_REGION_7
24 - SIXTEENTH_REGION_8
25 - SIXTEENTH_REGION_9
26 - SIXTEENTH_REGION_A
27 - SIXTEENTH_REGION_B
28 - SIXTEENTH_REGION_C
29 - SIXTEENTH_REGION_D
30 - SIXTEENTH_REGION_E
31 - SIXTEENTH_REGION_F
TX:TX_FORMAT2_[0-15] · [R/W] · 32 bits · Access: 8/16/32 · MMReg:0x4500-0x453c
DESCRIPTION: Texture Format State for Map 0
Field Name Bits Default Description
TXPITCH 13:0 none Used instead of TXWIDTH for image addressing when
TXPITCH_EN is asserted. Pitch is given as number of
texels minus one. Maximum pitch is 16K texels.
TX:TX_INVALTAGS · [R/W] · 32 bits · Access: 8/16/32 · MMReg:0x4100
DESCRIPTION: Invalidate texture cache tags
Field Name Bits Default Description
RESERVED 31:0 none
TX:TX_OFFSET_[0-15] · [R/W] · 32 bits · Access: 8/16/32 · MMReg:0x4540-0x457c
DESCRIPTION: Texture Offset State for Map 0
Field Name Bits Default Description
ENDIAN_SWAP 1:0 none Endian Control
POSSIBLE VALUES:
00 - No swap
01 - 16 bit swap
02 - 32 bit swap
03 - Half-DWORD swap
© 2008 Advanced Micro Devices, Inc.
Proprietary 56
Revision 1.0 February 25, 2008
MACRO_TILE 2 none Macro Tile Control
POSSIBLE VALUES:
00 - 2KB page is linear
01 - 2KB page is tiled
MICRO_TILE 4:3 none Micro Tile Control
POSSIBLE VALUES:
00 - 32 byte cache line is linear
01 - 32 byte cache line is tiled
02 - 32 byte cache line is tiled square (only applies to
16-bit texel)
03 - Reserved
TXOFFSET 31:5 none 32-byte aligned pointer to base map
© 2008 Advanced Micro Devices, Inc.
Proprietary 57
Revision 1.0 February 25, 2008
1.9 Fragment Shader Registers
US:US_ALU_ALPHA_ADDR_[0-63] · [R/W] · 32 bits · Access: 8/16/32 · MMReg:0x47c0-0x48bc
DESCRIPTION: This table specifies the Alpha source addresses for up to 64 ALU instruction. The ALU expects 6
source operands - three for color (rgb0, rgb1, rgb2) and three for alpha (a0, a1, a2).
Field Name Bits Default Description
ADDR0 5:0 0x0 Specifies the identity of source operands a0, a1, and a2.
Values 0 through 31 specify a location within the current
pixel stack frame. Values 32 through 63 specify a
constant.
ADDR1 11:6 0x0 Specifies the identity of source operands a0, a1, and a2.
Values 0 through 31 specify a location within the current
pixel stack frame. Values 32 through 63 specify a
constant.
ADDR2 17:12 0x0 Specifies the identity of source operands a0, a1, and a2.
Values 0 through 31 specify a location within the current
pixel stack frame. Values 32 through 63 specify a
constant.
ADDRD 22:18 0x0 Specifies the address of the pixel stack frame register to
which the Alpha result of this instruction is to be written.
WMASK 23 0x0 Specifies whether or not to write the Alpha component of
the result for this instruction to the pixel stack frame.
POSSIBLE VALUES:
00 - NONE: No not write register.
01 - A: Write the alpha channel only.
OMASK 24 0x0 Specifies whether or not to write the Alpha component of
the result of this instruction to the output fifo.
POSSIBLE VALUES:
00 - NONE: No not write output.
01 - A: Write the alpha channel only.
TARGET 26:25 0x0 Specifies which frame buffer target to write to.
POSSIBLE VALUES:
00 - A: Output to render target A
01 - B: Output to render target B
02 - C: Output to render target C
03 - D: Output to render target D
OMASK_W 27 0x0 Specifies whether or not to write the Alpha component of
the result of this instuction to the depth output fifo.
POSSIBLE VALUES:
00 - NONE: No not write output to w.
01 - A: Write the alpha channel only.
STAT_WE 31:28 0x0 Specifies which components (R,G,B,A) contribute to the
stat count (see performance counter field in
US_CONFIG).
© 2008 Advanced Micro Devices, Inc.
Proprietary 58
Revision 1.0 February 25, 2008
US:US_ALU_ALPHA_INST_[0-63] · [R/W] · 32 bits · Access: 8/16/32 · MMReg:0x49c0-0x4abc
DESCRIPTION: ALU Alpha Instruction
Field Name Bits Default Description
SEL_A 4:0 0x0 Specifies the operand and component select for inputs A,
B, and C.
POSSIBLE VALUES:
00 - src0.r
01 - src0.g
02 - src0.b
03 - src1.r
04 - src1.g
05 - src1.b
06 - src2.r
07 - src2.g
08 - src2.b
09 - src0.a
10 - src1.a
11 - src2.a
12 - srcp.r
13 - srcp.g
14 - srcp.b
15 - srcp.a
16 - 0.0
17 - 1.0
18 - 0.5
MOD_A 6:5 0x0 Specifies the modifier for inputs A, B, and C.
POSSIBLE VALUES:
00 - NOP: Do not modify input
01 - NEG: Negate input
02 - ABS: Take absolute value of input
03 - NAB: Take negative absolute value of input
SEL_B 11:7 0x0 Specifies the operand and component select for inputs A,
B, and C.
POSSIBLE VALUES:
00 - src0.r
01 - src0.g
02 - src0.b
03 - src1.r
04 - src1.g
05 - src1.b
06 - src2.r
07 - src2.g
08 - src2.b
09 - src0.a
10 - src1.a
11 - src2.a
12 - srcp.r
13 - srcp.g
© 2008 Advanced Micro Devices, Inc.
Proprietary 59
Revision 1.0 February 25, 2008
14 - srcp.b
15 - srcp.a
16 - 0.0
17 - 1.0
18 - 0.5
MOD_B 13:12 0x0 Specifies the modifier for inputs A, B, and C.
POSSIBLE VALUES:
00 - NOP: Do not modify input
01 - NEG: Negate input
02 - ABS: Take absolute value of input
03 - NAB: Take negative absolute value of input
SEL_C 18:14 0x0 Specifies the operand and component select for inputs A,
B, and C.
POSSIBLE VALUES:
00 - src0.r
01 - src0.g
02 - src0.b
03 - src1.r
04 - src1.g
05 - src1.b
06 - src2.r
07 - src2.g
08 - src2.b
09 - src0.a
10 - src1.a
11 - src2.a
12 - srcp.r
13 - srcp.g
14 - srcp.b
15 - srcp.a
16 - 0.0
17 - 1.0
18 - 0.5
MOD_C 20:19 0x0 Specifies the modifier for inputs A, B, and C.
POSSIBLE VALUES:
00 - NOP: Do not modify input
01 - NEG: Negate input
02 - ABS: Take absolute value of input
03 - NAB: Take negative absolute value of input
SRCP_OP 22:21 0x0 Specifies how the pre-subtract value (SRCP) is computed
POSSIBLE VALUES:
00 - 1.0-2.0*A0
01 - A1-A0
02 - A1+A0
03 - 1.0-A0
OP 26:23 0x0 Specifies the operand for this instruction.
© 2008 Advanced Micro Devices, Inc.
Proprietary 60
Revision 1.0 February 25, 2008
POSSIBLE VALUES:
00 - OP_MAD: Result = A*B + C
01 - OP_DP: Result = dot product from RGB ALU
02 - OP_MIN: Result = min(A,B)
03 - OP_MAX: Result = max(A,B)
04 - reserved
05 - OP_CND: Result = cnd(A,B,C) = (C>0.5)?A:B
06 - OP_CMP: Result = cmp(A,B,C) = (C>=0.0)?A:B
07 - OP_FRC: Result = fractional(A)
08 - OP_EX2: Result = 2^^A
09 - OP_LN2: Result = log2(A)
10 - OP_RCP: Result = 1/A
11 - OP_RSQ: Result = 1/sqrt(A)
OMOD 29:27 0x0 Specifies the output modifier for this instruction.
POSSIBLE VALUES:
00 - Result
01 - Result *2
02 - Result *4
03 - Result *8
04 - Result / 2
05 - Result / 4
06 - Result / 8
07 - Reserved
CLAMP 30 0x0 Specifies clamp mode for this instruction.
POSSIBLE VALUES:
00 - Do not clamp output.
01 - Clamp output to the range [0,1].
US:US_ALU_RGB_ADDR_[0-63] · [R/W] · 32 bits · Access: 8/16/32 · MMReg:0x46c0-0x47bc
DESCRIPTION: This table specifies the RGB source and destination addresses for up to 64 ALU instructions. The
ALU expects 6 source operands - three for color (rgb0, rgb1, rgb2) and three for alpha (a0, a1, a2).
Field Name Bits Default Description
ADDR0 5:0 0x0 Specifies the identity of source operands rgb0, rgb1, and
rgb2. Values 0 through 31 specify a location within the
current pixel stack frame. Values 32 through 63 specify a
constant.
ADDR1 11:6 0x0 Specifies the identity of source operands rgb0, rgb1, and
rgb2. Values 0 through 31 specify a location within the
current pixel stack frame. Values 32 through 63 specify a
constant.
ADDR2 17:12 0x0 Specifies the identity of source operands rgb0, rgb1, and
rgb2. Values 0 through 31 specify a location within the
current pixel stack frame. Values 32 through 63 specify a
constant.
ADDRD 22:18 0x0 Specifies the address of the pixel stack frame register to
© 2008 Advanced Micro Devices, Inc.
Proprietary 61
Revision 1.0 February 25, 2008
which the RGB result of this instruction is to be written.
WMASK 25:23 0x0 Specifies which of the R, G, and B components of the
result of this instruction are written to the pixel stack
frame.
POSSIBLE VALUES:
00 - NONE: No not write any output.
01 - R: Write the red channel only.
02 - G: Write the green channel only.
03 - RG: Write the red and green channels.
04 - B: Write the blue channel only.
05 - RB: Write the red and blue channels.
06 - GB: Write the green and blue channels.
07 - RGB: Write the red, green, and blue channels.
OMASK 28:26 0x0 Specifies which of the R, G, and B components of the
result of this instruction are written to the output fifo.
POSSIBLE VALUES:
00 - NONE: No not write any output.
01 - R: Write the red channel only.
02 - G: Write the green channel only.
03 - RG: Write the red and green channels.
04 - B: Write the blue channel only.
05 - RB: Write the red and blue channels.
06 - GB: Write the green and blue channels.
07 - RGB: Write the red, green, and blue channels.
TARGET 30:29 0x0 Specifies which frame buffer target to write to.
POSSIBLE VALUES:
00 - A: Output to render target A
01 - B: Output to render target B
02 - C: Output to render target C
03 - D: Output to render target D
US:US_ALU_RGB_INST_[0-63] · [R/W] · 32 bits · Access: 8/16/32 · MMReg:0x48c0-0x49bc
DESCRIPTION: ALU RGB Instruction
Field Name Bits Default Description
SEL_A 4:0 0x0 Specifies the operand and component select for inputs A,
B, and C.
POSSIBLE VALUES:
00 - src0.rgb
01 - src0.rrr
02 - src0.ggg
03 - src0.bbb
04 - src1.rgb
05 - src1.rrr
06 - src1.ggg
07 - src1.bbb
© 2008 Advanced Micro Devices, Inc.
Proprietary 62
Revision 1.0 February 25, 2008
08 - src2.rgb
09 - src2.rrr
10 - src2.ggg
11 - src2.bbb
12 - src0.aaa
13 - src1.aaa
14 - src2.aaa
15 - srcp.rgb
16 - srcp.rrr
17 - srcp.ggg
18 - srcp.bbb
19 - srcp.aaa
20 - 0.0
21 - 1.0
22 - 0.5
23 - src0.gbr
24 - src1.gbr
25 - src2.gbr
26 - src0.brg
27 - src1.brg
28 - src2.brg
29 - src0.abg
30 - src1.abg
31 - src2.abg
MOD_A 6:5 0x0 Specifies the modifier for inputs A, B, and C.
POSSIBLE VALUES:
00 - NOP: Do not modify input
01 - NEG: Negate input
02 - ABS: Take absolute value of input
03 - NAB: Take negative absolute value of input
SEL_B 11:7 0x0 Specifies the operand and component select for inputs A,
B, and C.
POSSIBLE VALUES:
00 - src0.rgb
01 - src0.rrr
02 - src0.ggg
03 - src0.bbb
04 - src1.rgb
05 - src1.rrr
06 - src1.ggg
07 - src1.bbb
08 - src2.rgb
09 - src2.rrr
10 - src2.ggg
11 - src2.bbb
12 - src0.aaa
13 - src1.aaa
14 - src2.aaa
15 - srcp.rgb
16 - srcp.rrr
© 2008 Advanced Micro Devices, Inc.
Proprietary 63
Revision 1.0 February 25, 2008
17 - srcp.ggg
18 - srcp.bbb
19 - srcp.aaa
20 - 0.0
21 - 1.0
22 - 0.5
23 - src0.gbr
24 - src1.gbr
25 - src2.gbr
26 - src0.brg
27 - src1.brg
28 - src2.brg
29 - src0.abg
30 - src1.abg
31 - src2.abg
MOD_B 13:12 0x0 Specifies the modifier for inputs A, B, and C.
POSSIBLE VALUES:
00 - NOP: Do not modify input
01 - NEG: Negate input
02 - ABS: Take absolute value of input
03 - NAB: Take negative absolute value of input
SEL_C 18:14 0x0 Specifies the operand and component select for inputs A,
B, and C.
POSSIBLE VALUES:
00 - src0.rgb
01 - src0.rrr
02 - src0.ggg
03 - src0.bbb
04 - src1.rgb
05 - src1.rrr
06 - src1.ggg
07 - src1.bbb
08 - src2.rgb
09 - src2.rrr
10 - src2.ggg
11 - src2.bbb
12 - src0.aaa
13 - src1.aaa
14 - src2.aaa
15 - srcp.rgb
16 - srcp.rrr
17 - srcp.ggg
18 - srcp.bbb
19 - srcp.aaa
20 - 0.0
21 - 1.0
22 - 0.5
23 - src0.gbr
24 - src1.gbr
25 - src2.gbr
© 2008 Advanced Micro Devices, Inc.
Proprietary 64
Revision 1.0 February 25, 2008
26 - src0.brg
27 - src1.brg
28 - src2.brg
29 - src0.abg
30 - src1.abg
31 - src2.abg
MOD_C 20:19 0x0 Specifies the modifier for inputs A, B, and C.
POSSIBLE VALUES:
00 - NOP: Do not modify input
01 - NEG: Negate input
02 - ABS: Take absolute value of input
03 - NAB: Take negative absolute value of input
SRCP_OP 22:21 0x0 Specifies how the pre-subtract value (SRCP) is computed
POSSIBLE VALUES:
00 - 1.0-2.0*RGB0
01 - RGB1-RGB0
02 - RGB1+RGB0
03 - 1.0-RGB0
OP 26:23 0x0 Specifies the operand for this instruction.
POSSIBLE VALUES:
00 - OP_MAD: Result = A*B + C
01 - OP_DP3: Result = A.r*B.r + A.g*B.g + A.b*B.b
02 - OP_DP4: Result = A.r*B.r + A.g*B.g + A.b*B.b
+ A.a*B.a
03 - OP_D2A: Result = A.r*B.r + A.g*B.g + C.b
04 - OP_MIN: Result = min(A,B)
05 - OP_MAX: Result = max(A,B)
06 - reserved
07 - OP_CND: Result = cnd(A,B,C) = (C>0.5)?A:B
08 - OP_CMP: Result = cmp(A,B,C) = (C>=0.0)?A:B
09 - OP_FRC: Result = frac(A)
10 - OP_SOP: Result = ex2,ln2,rcp,rsq from Alpha
ALU
OMOD 29:27 0x0 Specifies the output modifier for this instruction.
POSSIBLE VALUES:
00 - Result
01 - Result *2
02 - Result *4
03 - Result *8
04 - Result / 2
05 - Result / 4
06 - Result / 8
07 - Reserved
CLAMP 30 0x0 Specifies clamp mode for this instruction.
POSSIBLE VALUES:
© 2008 Advanced Micro Devices, Inc.
Proprietary 65
Revision 1.0 February 25, 2008
00 - Do not clamp output.
01 - Clamp output to the range [0,1].
NOP 31 0x0 Specifies whether to insert a NOP instruction after this.
This would get specified in order to meet dependency
requirements for the pre-subtract inputs.
POSSIBLE VALUES:
00 - Do not insert NOP instruction after this one
01 - Insert a NOP instruction after this one
US:US_CODE_ADDR_[0-3] · [R/W] · 32 bits · Access: 8/16/32 · MMReg:0x4610-0x461c
DESCRIPTION: Code Address for Indirection Levels 0 to 3
Field Name Bits Default Description
ALU_START 5:0 0x0 Specifies the start address of the ALU microcode
segment associated with the current indirection level
(0:63)
ALU_SIZE 11:6 0x0 Specifies the size of the ALU microcode segment
associated with the current indirection level (1:64)
TEX_START 16:12 0x0 Specifies the start address of the texture microcode
segment associated with the current indirection level
(0:31)
TEX_SIZE 21:17 0x0 Specifies the size of the texture microcode segment
associated with the current indirection level (1:32)
RGBA_OUT 22 0x0 Indicates at least one RGBA output instruction at this
level
W_OUT 23 0x0 Indicates at least one W output instruction at this level
US:US_CODE_OFFSET · [R/W] · 32 bits · Access: 8/16/32 · MMReg:0x4608
DESCRIPTION: Specifies the offset and size for the ALU and Texture micrcode. These values are used to support
relocatable code, and to support register writes to the code store without requiring a pipeline flush.
Field Name Bits Default Description
ALU_OFFSET 5:0 0x0 Specifies the offset for the ALU code. This value is
added to the ALU_START field in the
US_CODE_ADDR registers (0:63)
ALU_SIZE 12:6 0x0 Specifies the total size for the ALU code for all levels
(0:64)
TEX_OFFSET 17:13 0x0 Specifies the offset for the Texture code. This value is
added to the TEX_START field in the
US_CODE_ADDR registers (0:31)
TEX_SIZE 23:18 0x0 Specifies the total size for the Texture code for all levels
(0:32)
US:US_CONFIG · [R/W] · 32 bits · Access: 8/16/32 · MMReg:0x4600
© 2008 Advanced Micro Devices, Inc.
Proprietary 66
Revision 1.0 February 25, 2008
DESCRIPTION: Shader Configuration
Field Name Bits Default Description
NLEVEL 2:0 0x0 Specifies the valid indirection levels.
POSSIBLE VALUES:
00 - Level 3 only (normal DX7-style texturing)
01 - Levels 2 and 3 (DX8-style bump mapping)
02 - Levels 1, 2, and 3
03 - Levels 0, 1, 2, and 3
FIRST_TEX 3 0x0 Specifies whether or not the texture code for the first
valid level is enabled
POSSIBLE VALUES:
00 - Disabled
01 - Enabled
Reserved 8:4 0x0
Reserved 13:9 0x0
Reserved 18:14 0x0
Reserved 23:19 0x0
US:US_OUT_FMT_[0-3] · [R/W] · 32 bits · Access: 8/16/32 · MMReg:0x46a4-0x46b0
DESCRIPTION: Specifies how the shader output is written to the fog unit for each of up to four render targets
Field Name Bits Default Description
OUT_FMT 4:0 0x0 Specifies the number and size of components
POSSIBLE VALUES:
00 - C4_8 (S/U)
01 - C4_10 (U)
02 - C4_10_GAMMA - (U)
03 - C_16 - (S/U)
04 - C2_16 - (S/U)
05 - C4_16 - (S/U)
06 - C_16_MPEG - (S)
07 - C2_16_MPEG - (S)
08 - C2_4 - (U)
09 - C_3_3_2 - (U)
10 - C_6_5_6 - (S/U)
11 - C_11_11_10 - (S/U)
12 - C_10_11_11 - (S/U)
13 - C_2_10_10_10 - (S/U)
14 - reserved
15 - UNUSED - Render target is not used
16 - C_16_FP - (S10E5)
17 - C2_16_FP - (S10E5)
18 - C4_16_FP - (S10E5)
19 - C_32_FP - (S23E8)
20 - C2_32_FP - (S23E8)
© 2008 Advanced Micro Devices, Inc.
Proprietary 67
Revision 1.0 February 25, 2008
21 - C4_32_FP - (S23E8)
C0_SEL 9:8 0x0 Specifies the source for components C0, C1, C2, C3
POSSIBLE VALUES:
00 - Alpha
01 - Red
02 - Green
03 - Blue
C1_SEL 11:10 0x0 Specifies the source for components C0, C1, C2, C3
POSSIBLE VALUES:
00 - Alpha
01 - Red
02 - Green
03 - Blue
C2_SEL 13:12 0x0 Specifies the source for components C0, C1, C2, C3
POSSIBLE VALUES:
00 - Alpha
01 - Red
02 - Green
03 - Blue
C3_SEL 15:14 0x0 Specifies the source for components C0, C1, C2, C3
POSSIBLE VALUES:
00 - Alpha
01 - Red
02 - Green
03 - Blue
OUT_SIGN 19:16 0x0 Mask specifying whether components C3, C2, C1 and
C0 are signed (C4_8, C_16, C2_16 and C4_16 formats
only)
US:US_PIXSIZE · [R/W] · 32 bits · Access: 8/16/32 · MMReg:0x4604
DESCRIPTION: Shader pixel size. This register specifies the size and partitioning of the current pixel stack frame
Field Name Bits Default Description
PIX_SIZE 4:0 0x0 Specifies the total size of the current pixel stack frame
(1:32)
US:US_TEX_INST_[0-31] · [R/W] · 32 bits · Access: 8/16/32 · MMReg:0x4620-0x469c
DESCRIPTION: Texture Instruction
Field Name Bits Default Description
SRC_ADDR 4:0 0x0 Specifies the location (within the shader pixel stack
frame) of the texture address for this instruction
DST_ADDR 10:6 0x0 Specifies the location (within the shader pixel stack
© 2008 Advanced Micro Devices, Inc.
Proprietary 68
Revision 1.0 February 25, 2008
frame) of the returned texture data for this instruction
TEX_ID 14:11 0x0 Specifies the id of the texture map used for this
instruction
INST 17:15 0x0 Specifies the operation taking place for this instruction
POSSIBLE VALUES:
00 - NOP: Do nothing
01 - LD: Do Texture Lookup (S,T,R)
02 - TEXKILL: Kill pixel if any component is < 0
03 - PROJ: Do projected texture lookup
(S/Q,T/Q,R/Q)
04 - LODBIAS: Do texture lookup with lod bias
OMOD 18 0x0 unused
US:US_W_FMT · [R/W] · 32 bits · Access: 8/16/32 · MMReg:0x46b4
DESCRIPTION: Specifies the source and format for the Depth (W) value output by the shader
Field Name Bits Default Description
W_FMT 1:0 0x0 Format for W
POSSIBLE VALUES:
00 - W0 - W is always zero
01 - W24 - 24-bit fixed point
02 - W24_FP - 24-bit floating point
03 - Reserved
W_SRC 2 0x0 Source for W
POSSIBLE VALUES:
00 - WSRC_US - W comes from shader instruction
01 - WSRC_RAS - W comes from rasterizer
US:US_ALU_CONST_A_[0-31] · [R/W] · 32 bits · Access: 8/16/32 · MMReg:0x4c0c-0x4dfc
DESCRIPTION: Shader Constant Color 0 Alpha Component
Field Name Bits Default Description
KA 23:0 0x0 Specifies the alpha component; (S16E7) fixed format.
US:US_ALU_CONST_B_[0-31] · [R/W] · 32 bits · Access: 8/16/32 · MMReg:0x4c08-0x4df8
DESCRIPTION: Shader Constant Color 0 Blue Component
Field Name Bits Default Description
KB 23:0 0x0 Specifies the blue component; (S16E7) fixed format.
US:US_ALU_CONST_G_[0-31] · [R/W] · 32 bits · Access: 8/16/32 · MMReg:0x4c04-0x4df4
© 2008 Advanced Micro Devices, Inc.
Proprietary 69
Revision 1.0 February 25, 2008
DESCRIPTION: Shader Constant Color 0 Green Component
Field Name Bits Default Description
KG 23:0 0x0 Specifies the green component; (S16E7) fixed format.
US:US_ALU_CONST_R_[0-31] · [R/W] · 32 bits · Access: 8/16/32 · MMReg:0x4c00-0x4df0
DESCRIPTION: Shader Constant Color 0 Red Component
Field Name Bits Default Description
KR 23:0 0x0 Specifies the red component; (S16E7) fixed format.
© 2008 Advanced Micro Devices, Inc.
Proprietary 70
Revision 1.0 February 25, 2008
1.10 Vertex Registers
VAP:VAP_CLIP_CNTL · [R/W] · 32 bits · Access: 32 · MMReg:0x221c
DESCRIPTION: Control Bits for User Clip Planes and Clipping
Field Name Bits Default Description
UCP_ENA_0 0 0x0 Enable User Clip Plane 0
UCP_ENA_1 1 0x0 Enable User Clip Plane 1
UCP_ENA_2 2 0x0 Enable User Clip Plane 2
UCP_ENA_3 3 0x0 Enable User Clip Plane 3
UCP_ENA_4 4 0x0 Enable User Clip Plane 4
UCP_ENA_5 5 0x0 Enable User Clip Plane 5
PS_UCP_MODE 15:14 0x0 0 = Cull using distance from center of point
1 = Cull using radius-based distance from center of
point
2 = Cull using radius-based distance from center of
point, Expand and Clip on intersection
3 = Always expand and clip as trifan
CLIP_DISABLE 16 0x0 Disables clip code generation and clipping process for
TCL
UCP_CULL_ONLY_ENA 17 0x0 Cull Primitives against UCPS, but don`t clip
BOUNDARY_EDGE_FLAG_ENA 18 0x0 If set, boundary edges are highlighted, else they are not
highlighted
VAP:VAP_CNTL · [R/W] · 32 bits · Access: 32 · MMReg:0x2080
DESCRIPTION: Vertex Assembler/Processor Control Register
Field Name Bits Default Description
PVS_NUM_SLOTS 3:0 0x0 Specifies the number of vertex slots to be used in the
VAP PVS process. A slot represents a single vertex
storage location1 across multiple engines (one vertex per
engine). By decreasing the number of slots, there is more
memory for each vertex, but less parallel processing.
Similarly, by increasing the number of slots, thre is less
memory per vertex but more vertices being processed in
parallel.
PVS_NUM_CNTLRS 7:4 0x0 Specifies the maximum number of controllers to be
processing in parallel. In general should be set to max
value of TBD. Can be changed for performance analysis.
PVS_NUM_FPUS 11:8 0x0 Specifies the number of Floating Point Units
(Vector/Math Engines) to use when processing vertices.
VF_MAX_VTX_NUM 21:18 0x9 This field controls the number of vertices that the vertex
fetcher manages for the TCL and Setup Vertex Storage
memories (and therefore the number of vertices that can
be re-used). This value should be set to 12 for most
operation, This number may be modified for
performance evaluation. The value is the maximum
vertex number used which is one less than the number of
© 2008 Advanced Micro Devices, Inc.
Proprietary 71
Revision 1.0 February 25, 2008
vertices (i.e. a 12 means 13 vertices will be used)
DX_CLIP_SPACE_DEF 22 0x0 Clip space is defined as:
0: -W < X < W, -W < Y < W, -W < Z < W (OpenGL
Definition)
1: -W < X < W, -W < Y < W, 0 < Z < W (DirectX
Definition)
VAP:VAP_CNTL_STATUS · [R/W] · 32 bits · Access: 32 · MMReg:0x2140
DESCRIPTION: Vertex Assemblen/Processor Control Status
Field Name Bits Default Description
VC_SWAP 1:0 0x0 Endian-Swap Control.
0 = No swap 1 = 16-bit swap: 0xAABBCCDD becomes
0xBBAADDCC
2 = 32-bit swap: 0xAABBCCDD becomes
0xDDCCBBAA
3 = Half-dword swap: 0xAABBCCDD becomes
0xCCDDAABB
Default = 0
PVS_BYPASS 8 0x0 The TCL engine is logically or physically removed from
the circuit.
PVS_BUSY 11 0x0 Transform/Clip/Light (TCL) Engine is Busy. Read-only.
(Access: R)
VS_BUSY 24 0x0 Vertex Store is Busy. Read-only.
(Access: R)
RCP_BUSY 25 0x0 Reciprocal Engine is Busy. Read-only.
(Access: R)
VTE_BUSY 26 0x0 ViewPort Transform Engine is Busy. Read-only.
(Access: R)
MIU_BUSY 27 0x0 Memory Interface Unit is Busy. Read-only.
(Access: R)
VC_BUSY 28 0x0 Vertex Cache is Busy. Read-only.
(Access: R)
VF_BUSY 29 0x0 Vertex Fetcher is Busy. Read-only.
(Access: R)
REGPIPE_BUSY 30 0x0 Register Pipeline is Busy. Read-only.
(Access: R)
VAP_BUSY 31 0x0 VAP Engine is Busy. Read-only.
(Access: R)
VAP:VAP_GB_HORZ_CLIP_ADJ · [R/W] · 32 bits · Access: 32 · MMReg:0x2228
DESCRIPTION: Horizontal Guard Band Clip Adjust Register
Field Name Bits Default Description
DATA_REGISTER 31:0 0x0 32-bit floating point value. Should be set to 1.0 for no
guard band.
© 2008 Advanced Micro Devices, Inc.
Proprietary 72
Revision 1.0 February 25, 2008
VAP:VAP_GB_HORZ_DISC_ADJ · [R/W] · 32 bits · Access: 32 · MMReg:0x222c
DESCRIPTION: Horizontal Guard Band Discard Adjust Register
Field Name Bits Default Description
DATA_REGISTER 31:0 0x0 32-bit floating point value. Should be set to 1.0 for no
guard band.
VAP:VAP_GB_VERT_CLIP_ADJ · [R/W] · 32 bits · Access: 32 · MMReg:0x2220
DESCRIPTION: Vertical Guard Band Clip Adjust Register
Field Name Bits Default Description
DATA_REGISTER 31:0 0x0 32-bit floating point value. Should be set to 1.0 for no
guard band.
VAP:VAP_GB_VERT_DISC_ADJ · [R/W] · 32 bits · Access: 32 · MMReg:0x2224
DESCRIPTION: Vertical Guard Band Discard Adjust Register
Field Name Bits Default Description
DATA_REGISTER 31:0 0x0 32-bit floating point value. Should be set to 1.0 for no
guard band.
VAP:VAP_OUT_VTX_FMT_0 · [R/W] · 32 bits · Access: 32 · MMReg:0x2090
DESCRIPTION: VAP Out/GA Vertex Format Register 0
Field Name Bits Default Description
VTX_POS_PRESENT 0 0x0 Output the Position Vector
VTX_COLOR_0_PRESENT 1 0x0 Output Color 0 Vector
VTX_COLOR_1_PRESENT 2 0x0 Output Color 1 Vector
VTX_COLOR_2_PRESENT 3 0x0 Output Color 2 Vector
VTX_COLOR_3_PRESENT 4 0x0 Output Color 3 Vector
VTX_PT_SIZE_PRESENT 16 0x0 Output Point Size Vector
VAP:VAP_OUT_VTX_FMT_1 · [R/W] · 32 bits · Access: 32 · MMReg:0x2094
DESCRIPTION: VAP Out/GA Vertex Format Register 1
Field Name Bits Default Description
TEX_0_COMP_CNT 2:0 0x0 Number of words in texture
0 = Not Present
1 = 1 component
2 = 2 components
3 = 3 components
4 = 4 components
© 2008 Advanced Micro Devices, Inc.
Proprietary 73
Revision 1.0 February 25, 2008
TEX_1_COMP_CNT 5:3 0x0 Number of words in texture
0 = Not Present
1 = 1 component
2 = 2 components
3 = 3 components
4 = 4 components
TEX_2_COMP_CNT 8:6 0x0 Number of words in texture
0 = Not Present
1 = 1 component
2 = 2 components
3 = 3 components
4 = 4 components
TEX_3_COMP_CNT 11:9 0x0 Number of words in texture
0 = Not Present
1 = 1 component
2 = 2 components
3 = 3 components
4 = 4 components
TEX_4_COMP_CNT 14:12 0x0 Number of words in texture
0 = Not Present
1 = 1 component
2 = 2 components
3 = 3 components
4 = 4 components
TEX_5_COMP_CNT 17:15 0x0 Number of words in texture
0 = Not Present
1 = 1 component
2 = 2 components
3 = 3 components
4 = 4 components
TEX_6_COMP_CNT 20:18 0x0 Number of words in texture
0 = Not Present
1 = 1 component
2 = 2 components
3 = 3 components
4 = 4 components
TEX_7_COMP_CNT 23:21 0x0 Number of words in texture
0 = Not Present
1 = 1 component
2 = 2 components
3 = 3 components
4 = 4 components
VAP:VAP_PORT_DATA[0-15] · [W] · 32 bits · Access: 32 · MMReg:0x2000-0x203c
DESCRIPTION: Setup Engine Data Port 0 through 15.
Field Name Bits Default Description
DATAPORT0 31:0 0x0 1st of 16 consecutive dwords for writing vertex data
(master with mirrors) information.
© 2008 Advanced Micro Devices, Inc.
Proprietary 74
Revision 1.0 February 25, 2008
Write-only.
VAP:VAP_PORT_DATA_IDX_128 · [W] · 32 bits · Access: 32 · MMReg:0x20b8
DESCRIPTION: 128-bit Data Port for Indexed Primitives.
Field Name Bits Default Description
DATA_IDX_PORT_128 31:0 0x0 128-bit Data Port for Indexed Primitives.
Write-only.
VAP:VAP_PORT_IDX[0-15] · [W] · 32 bits · Access: 32 · MMReg:0x2040-0x207c
DESCRIPTION: Setup Engine Index Port 0 through 15.
Field Name Bits Default Description
IDXPORT0 31:0 0x0 1st of 16 consecutive dwords for writing vertex index
(master with mirrors) information, in the format of:
15:0 Index 0
31:16 Index 1
Write-only.
VAP:VAP_PROG_STREAM_CNTL_[0-7] · [R/W] · 32 bits · Access: 32 · MMReg:0x2150-0x216c
DESCRIPTION: Programmable Stream Control Word 0
Field Name Bits Default Description
DATA_TYPE_0 3:0 0x0 The data type for element 0
0 = FLOAT_1 (Single IEEE Float)
1 = FLOAT_2 (2 IEEE floats)
2 = FLOAT_3 (3 IEEE Floats)
3 = FLOAT_4 (4 IEEE Floats)
4 = BYTE * (1 DWORD w 4 8-bit fixed point values)
(X = [7:0], Y = [15:8], Z = [23:16], W = [31:24])
5 = D3DCOLOR * (Same as BYTE except has X->Z,Z-
>X swap for D3D color def)
(Z = [7:0], Y = [15:8], X = [23:16], W = [31:24])
6 = SHORT_2 * (1 DWORD with 2 16-bit fixed point
values)
(X = [15:0], Y = [31:16], Z = 0.0, W = 1.0)
7 = SHORT_4 * (2 DWORDS with 4(2 per dword) 16-
bit fixed point values)
(X = DW0 [15:0], Y = DW0 [31:16], Z = DW1 [15:0],
W = DW1 [31:16])
8 = VECTOR_3_TTT * (1 DWORD with 3 10-bit fixed
point values)
(X = [9:0], Y = [19:10], Z = [29:20], W = 1.0)
9 = VECTOR_3_EET * (1 DWORD with 2 11-bit and 1
10-bit fixed point values)
(X = [10:0], Y = [21:11], Z = [31:22], W = 1.0)
* These data types use the SIGNED and NORMALIZE
flags described below.
© 2008 Advanced Micro Devices, Inc.
Proprietary 75
Revision 1.0 February 25, 2008
SKIP_DWORDS_0 7:4 0x0 The number of DWORDS to skip (discard) after
processing the current element.
DST_VEC_LOC_0 12:8 0x0 The vector address in the input memory to write this
element
LAST_VEC_0 13 0x0 If set, indicates the last vector of the current vertex
stream
SIGNED_0 14 0x0 Determines whether fixed point data types are unsigned
(0) or 2`s complement signed (1) data types. See
NORMALIZE for complete description of affect
NORMALIZE_0 15 0x0 Determines whether the fixed to floating point
conversion will normalize the value (i.e. fixed point
value is all fractional bits) or not (i.e. fixed point value is
all integer bits).
This table describes the fixed to float conversion results
SIGNED NORMALIZE FLT RANGE
0 0 0.0 - (2^n - 1) (i.e. 8-bit -> 0.0 - 255.0)
0 1 0.0 - 1.0
1 0 -2^(n-1) - (2^(n-1) - 1) (i.e. 8-bit -> -128.0 - 127.0)
1 1 -1.0 - 1.0
where n is the number of bits in the associated fixed
point value
For signed, normalize conversion, since the fixed point
range is not evenly distributed around 0, there are 3
different methods supported by R300. See the
VAP_PSC_SGN_NORM_CNTL description for details.
DATA_TYPE_1 19:16 0x0
SKIP_DWORDS_1 23:20 0x0 See SKIP_DWORDS_0
DST_VEC_LOC_1 28:24 0x0 See DST_VEC_LOC_0
LAST_VEC_1 29 0x0 See LAST_VEC_0
SIGNED_1 30 0x0 See SIGNED_0
NORMALIZE_1 31 0x0 See NORMALIZE_0
VAP:VAP_PROG_STREAM_CNTL_EXT_[0-7] · [R/W] · 32 bits · Access: 32 · MMReg:0x21e0-0x21fc
DESCRIPTION: Programmable Stream Control Extension Word 0
Field Name Bits Default Description
SWIZZLE_SELECT_X_0 2:0 0x0 X-Component Swizzle Select
0 = SELECT_X
1 = SELECT_Y
2 = SELECT_Z
3 = SELECT_W
4 = SELECT_FP_ZERO (Floating Point 0.0)
5 = SELECT_FP_ONE (Floating Point 1.0)
6,7 RESERVED
SWIZZLE_SELECT_Y_0 5:3 0x0 Y-Component Swizzle Select (See Above)
SWIZZLE_SELECT_Z_0 8:6 0x0 Z-Component Swizzle Select (See Above)
SWIZZLE_SELECT_W_0 11:9 0x0 W-Component Swizzle Select (See Above)
© 2008 Advanced Micro Devices, Inc.
Proprietary 76
Revision 1.0 February 25, 2008
WRITE_ENA_0 15:12 0x0 4-bit write enable.
Bit 0 maps to X
Bit 1 maps to Y
Bit 2 maps to Z
Bit 3 maps to W
SWIZZLE_SELECT_X_1 18:16 0x0 See SWIZZLE_SELECT_X_0
SWIZZLE_SELECT_Y_1 21:19 0x0 See SWIZZLE_SELECT_Y_0
SWIZZLE_SELECT_Z_1 24:22 0x0 See SWIZZLE_SELECT_Z_0
SWIZZLE_SELECT_W_1 27:25 0x0 See SWIZZLE_SELECT_W_0
WRITE_ENA_1 31:28 0x0 See WRITE_ENA_0
VAP:VAP_PSC_SGN_NORM_CNTL · [R/W] · 32 bits · Access: 32 · MMReg:0x21dc
DESCRIPTION: Programmable Stream Control Signed Normalize Control
Field Name Bits Default Description
SGN_NORM_METHOD_0 1:0 0x0 There are 3 methods of normalizing signed numbers:
0: SGN_NORM_ZERO : value / (2^(n-1)-1), so -
128/127 will be less that -1.0, -127/127 will yeild -1.0,
0/127 will yield 0, and 127/127 will yield 1.0 for 8-bit
numbers.
1: SGN_NORM_ZERO_CLAMP_MINUS_ONE: Same
as SGN_NORM_ZERO except -128/127 will yield -1.0
for 8-bit numbers.
2: SGN_NORM_NO_ZERO: (2 * value + 1)/2^n, so -
128 will yield -255/255 = -1.0, 127 will yield 255/255 =
1.0, but 0 will yield 1/255 != 0.
SGN_NORM_METHOD_1 3:2 0x0 See SGN_NORM_METHOD_0
SGN_NORM_METHOD_2 5:4 0x0 See SGN_NORM_METHOD_0
SGN_NORM_METHOD_3 7:6 0x0 See SGN_NORM_METHOD_0
SGN_NORM_METHOD_4 9:8 0x0 See SGN_NORM_METHOD_0
SGN_NORM_METHOD_5 11:10 0x0 See SGN_NORM_METHOD_0
SGN_NORM_METHOD_6 13:12 0x0 See SGN_NORM_METHOD_0
SGN_NORM_METHOD_7 15:14 0x0 See SGN_NORM_METHOD_0
SGN_NORM_METHOD_8 17:16 0x0 See SGN_NORM_METHOD_0
SGN_NORM_METHOD_9 19:18 0x0 See SGN_NORM_METHOD_0
SGN_NORM_METHOD_10 21:20 0x0 See SGN_NORM_METHOD_0
SGN_NORM_METHOD_11 23:22 0x0 See SGN_NORM_METHOD_0
SGN_NORM_METHOD_12 25:24 0x0 See SGN_NORM_METHOD_0
SGN_NORM_METHOD_13 27:26 0x0 See SGN_NORM_METHOD_0
SGN_NORM_METHOD_14 29:28 0x0 See SGN_NORM_METHOD_0
SGN_NORM_METHOD_15 31:30 0x0 See SGN_NORM_METHOD_0
VAP:VAP_PVS_CODE_CNTL_0 · [R/W] · 32 bits · Access: 32 · MMReg:0x22d0
© 2008 Advanced Micro Devices, Inc.
Proprietary 77
Revision 1.0 February 25, 2008
DESCRIPTION: Programmable Vertex Shader Code Control Register 0
Field Name Bits Default Description
PVS_FIRST_INST 9:0 0x0 First Instruction to Execute in PVS.
PVS_XYZW_VALID_INST 19:10 0x0 The PVS Instruction which updates the clip coordinate
position for the last time. This value is used to lower the
processing priority while trivial clip and back-face
culling decisions are made. This field must be set to valid
instruction.
PVS_LAST_INST 29:20 0x0 Last Instruction (Inclusive) for the PVS to execute.
VAP:VAP_PVS_CODE_CNTL_1 · [R/W] · 32 bits · Access: 32 · MMReg:0x22d8
DESCRIPTION: Programmable Vertex Shader Code Control Register 1
Field Name Bits Default Description
PVS_LAST_VTX_SRC_INST 9:0 0x0 The PVS Instruction which uses the Input Vertex
Memory for the last time. This value is used to free up
the Input Vertex Slots ASAP. This field must be set to a
valid instruction.
VAP:VAP_PVS_CONST_CNTL · [R/W] · 32 bits · Access: 32 · MMReg:0x22d4
DESCRIPTION: Programmable Vertex Shader Constant Control Register
Field Name Bits Default Description
PVS_CONST_BASE_OFFSET 7:0 0x0 Vector Offset into PVS constant memory to the start of
the constants for the current shader
PVS_MAX_CONST_ADDR 23:16 0x0 The maximum constant address which should be
generated by the shader (Inst Const Addr + Addr
Register). If the address which is generated by the shader
is outside the range of 0 to PVS_MAX_CONST_ADDR,
then (0,0,0,0) is returned as the source operand data.
VAP:VAP_PVS_FLOW_CNTL_ADDRS_[0-15] · [R/W] · 32 bits · Access: 32 · MMReg:0x2230-0x226c
DESCRIPTION: Programmable Vertex Shader Flow Control Addresses Register 0
Field Name Bits Default Description
PVS_FC_ACT_ADRS_0 7:0 0x0 This field defines the last PVS instruction to execute
prior to the control flow redirection.
JUMP - The last instruction executed prior to the jump
LOOP - The last instruction executed prior to the loop
(init loop counter/inc)
JSR - The last instruction executed prior to the jump to
the subroutine.
PVS_FC_LOOP_CNT_JMP_INST_0 15:8 0x0 This field has multiple definitions as follows:
JUMP - The instruction address to jump to.
LOOP - The loop count. *Note loop count of 0 must be
replaced by a jump.
© 2008 Advanced Micro Devices, Inc.
Proprietary 78
Revision 1.0 February 25, 2008
JSR - The instruction address to jump to (first inst of
subroutine).
PVS_FC_LAST_INST_0 23:16 0x0 This field has multiple definitions as follows:
JUMP - Not Applicable
LOOP - The last instruction of the loop.
JSR - The last instruction of the subroutine.
PVS_FC_RTN_INST_0 31:24 0x0 This field has multiple definitions as follows:
JUMP - Not Applicable
LOOP - First Instruction of Loop (Typically
ACT_ADRS + 1)
JSR - First Instruction After JSR (Typically
ACT_ADRS + 1)
VAP:VAP_PVS_FLOW_CNTL_LOOP_INDEX_[0-15] · [R/W] · 32 bits · Access: 32 · MMReg:0x2290-
0x22cc
DESCRIPTION: Programmable Vertex Shader Flow Control Loop Index Register 0
Field Name Bits Default Description
PVS_FC_LOOP_INIT_VAL_0 7:0 0x0 This field stores the automatic loop index register init
value. This is an 8-bit unsigned value 0-255. This field is
only used if the corresponding control flow instruction is
a loop.
PVS_FC_LOOP_STEP_VAL_0 15:8 0x0 This field stores the automatic loop index register step
value. This is an 8-bit 2`s comp signed value -128-127.
This field is only used if the corresponding control flow
instruction is a loop.
VAP:VAP_PVS_FLOW_CNTL_OPC · [R/W] · 32 bits · Access: 32 · MMReg:0x22dc
DESCRIPTION: Programmable Vertex Shader Flow Control Opcode Register
Field Name Bits Default Description
PVS_FC_OPC_0 1:0 0x0 This opcode field determines what type of control flow
instruction to execute.
0 = NO_OP
1 = JUMP
2 = LOOP
3 = JSR (Jump to Subroutine)
PVS_FC_OPC_1 3:2 0x0 See PVS_FC_OPC_0.
PVS_FC_OPC_2 5:4 0x0 See PVS_FC_OPC_0.
PVS_FC_OPC_3 7:6 0x0 See PVS_FC_OPC_0.
PVS_FC_OPC_4 9:8 0x0 See PVS_FC_OPC_0.
PVS_FC_OPC_5 11:10 0x0 See PVS_FC_OPC_0.
PVS_FC_OPC_6 13:12 0x0 See PVS_FC_OPC_0.
PVS_FC_OPC_7 15:14 0x0 See PVS_FC_OPC_0.
PVS_FC_OPC_8 17:16 0x0 See PVS_FC_OPC_0.
PVS_FC_OPC_9 19:18 0x0 See PVS_FC_OPC_0.
© 2008 Advanced Micro Devices, Inc.
Proprietary 79
Revision 1.0 February 25, 2008
PVS_FC_OPC_10 21:20 0x0 See PVS_FC_OPC_0.
PVS_FC_OPC_11 23:22 0x0 See PVS_FC_OPC_0.
PVS_FC_OPC_12 25:24 0x0 See PVS_FC_OPC_0.
PVS_FC_OPC_13 27:26 0x0 See PVS_FC_OPC_0.
PVS_FC_OPC_14 29:28 0x0 See PVS_FC_OPC_0.
PVS_FC_OPC_15 31:30 0x0 See PVS_FC_OPC_0.
VAP:VAP_PVS_STATE_FLUSH_REG · [R/W] · 32 bits · Access: 32 · MMReg:0x2284
Field Name Bits Default Description
DATA_REGISTER 31:0 0x0 This register is used to force a flush of the PVS block
(Access: W) when single-buffered updates are performed. The multi-
state control of PVS Code and Const memories by the
driver is primarily for more flexible PVS state control
and for performance testing. When this register address
is written, the State Block will force a flush of PVS
processing so that both versions of PVS state are
available before updates are processed. This register is
write only, and the data that is written is unused.
VAP:VAP_PVS_VECTOR_DATA_REG · [R/W] · 32 bits · Access: 32 · MMReg:0x2204
Field Name Bits Default Description
DATA_REGISTER 31:0 0x0 32-bit data to write to Vector Memory. Used for PVS
code and Constant updates.
VAP:VAP_PVS_VECTOR_DATA_REG_128 · [W] · 32 bits · Access: 32 · MMReg:0x2208
Field Name Bits Default Description
DATA_REGISTER 31:0 0x0 128-bit data path to write to Vector Memory. Used for
PVS code and Constant updates.
VAP:VAP_PVS_VECTOR_INDX_REG · [R/W] · 32 bits · Access: 32 · MMReg:0x2200
Field Name Bits Default Description
OCTWORD_OFFSET 10:0 0x0 Octword offset to begin writing.
VAP:VAP_PVS_VTX_TIMEOUT_REG · [R/W] · 32 bits · Access: 32 · MMReg:0x2288
Field Name Bits Default Description
CLK_COUNT 31:0 0xFFFFFFFF This register is used to define the number of core clocks
to wait for a vertex to be received by the VAP input
controller (while the primitive path is backed up) before
forcing any accumulated vertices to be submitted to the
vertex processing path.
© 2008 Advanced Micro Devices, Inc.
Proprietary 80
Revision 1.0 February 25, 2008
VAP:VAP_VF_CNTL · [R/W] · 32 bits · Access: 32 · MMReg:0x2084
DESCRIPTION: Vertex Fetcher Control
Field Name Bits Default Description
PRIM_TYPE 3:0 0x0 Primitive Type
0 : None (will not trigger Setup Engine to run)
1 : Point List
2 : Line List
3 : Line Strip
4 : Triangle List
5 : Triangle Fan
6 : Triangle Strip
7 : Triangle with wFlags (aka, Rage128 `Type-2`
triangles) *
8-11 : Unused
12 : Line Loop
13 : Quad List
14 : Quad Strip
15 : Polygon
*Encoding 7 indicates whether a 16-bit word of wFlags
is present in the stream of indices arriving when the
VTX_AMODE is programmed as a `0`. The Setup
Engine just steps over the wFlags word; ignoring it.
0 = Stream contains just indices, as:
[ Index1, Index0]
[ Index3, Index2]
[ Index5, Index4 ]
etc...
1 = Stream contains indices and wFlags:
[ Index1, Index0]
[ wFlags,Index 2 ]
[ Index4, Index3]
[ wFlags, Index5 ]
etc...
PRIM_WALK 5:4 0x0 Method of Passing Vertex Data.
0 : State-Based Vertex Data. (Vertex data and tokens
embedded in command stream.)
1 = Indexes (Indices embedded in command stream;
vertex data to be fetched from memory.)
2 = Vertex List (Vertex data to be fetched from
memory.)
3 = Vertex Data (Vertex data embedded in command
stream.)
RSVD_PREV_USED 10:6 0x0
INDEX_SIZE 11 0x0 When set, vertex indices are 32-bits/indx, otherwise, 16-
bits/indx.
VTX_REUSE_DIS 12 0x0 When set, vertex reuse is disabled. DO NOT SET unless
PRIM_WALK is Indexes.
DUAL_INDEX_MODE 13 0x0 When set, the incoming index is treated as two separate
© 2008 Advanced Micro Devices, Inc.
Proprietary 81
Revision 1.0 February 25, 2008
indices. Bits 23-16 are used as the index for AOS 0
(These are 0 for 16-bit indices) Bits 15-0 are used as the
index for AOS 1-15. This mode was added specifically
for HOS usage
NUM_VERTICES 31:16 0x0 Number of vertices in the command packet.
VAP:VAP_VF_MAX_VTX_INDX · [R/W] · 32 bits · Access: 32 · MMReg:0x2134
DESCRIPTION: Maximum Vertex Indx Clamp
Field Name Bits Default Description
MAX_INDX 23:0 0xFFFFFF If index to be fetched is larger than this value, the fetch
indx is set to MAX_INDX
VAP:VAP_VF_MIN_VTX_INDX · [R/W] · 32 bits · Access: 32 · MMReg:0x2138
DESCRIPTION: Minimum Vertex Indx Clamp
Field Name Bits Default Description
MIN_INDX 23:0 0x0 If index to be fetched is smaller than this value, the fetch
indx is set to MIN_INDX
VAP:VAP_VPORT_XOFFSET · [R/W] · 32 bits · Access: 32 · MMReg:0x1d9c, MMReg:0x209c
DESCRIPTION: Viewport Transform X Offset
Field Name Bits Default Description
VPORT_XOFFSET 31:0 0x0 Viewport Offset for X coordinates. An IEEE float.
VAP:VAP_VPORT_XSCALE · [R/W] · 32 bits · Access: 32 · MMReg:0x1d98, MMReg:0x2098
DESCRIPTION: Viewport Transform X Scale Factor
Field Name Bits Default Description
VPORT_XSCALE 31:0 0x0 Viewport Scale Factor for X coordinates. An IEEE float.
VAP:VAP_VPORT_YOFFSET · [R/W] · 32 bits · Access: 32 · MMReg:0x1da4, MMReg:0x20a4
DESCRIPTION: Viewport Transform Y Offset
Field Name Bits Default Description
VPORT_YOFFSET 31:0 0x0 Viewport Offset for Y coordinates. An IEEE float.
VAP:VAP_VPORT_YSCALE · [R/W] · 32 bits · Access: 32 · MMReg:0x1da0, MMReg:0x20a0
DESCRIPTION: Viewport Transform Y Scale Factor
Field Name Bits Default Description
VPORT_YSCALE 31:0 0x0 Viewport Scale Factor for Y coordinates. An IEEE float.
© 2008 Advanced Micro Devices, Inc.
Proprietary 82
Revision 1.0 February 25, 2008
VAP:VAP_VPORT_ZOFFSET · [R/W] · 32 bits · Access: 32 · MMReg:0x1dac, MMReg:0x20ac
DESCRIPTION: Viewport Transform Z Offset
Field Name Bits Default Description
VPORT_ZOFFSET 31:0 0x0 Viewport Offset for Z coordinates. An IEEE float.
VAP:VAP_VPORT_ZSCALE · [R/W] · 32 bits · Access: 32 · MMReg:0x1da8, MMReg:0x20a8
DESCRIPTION: Viewport Transform Z Scale Factor
Field Name Bits Default Description
VPORT_ZSCALE 31:0 0x0 Viewport Scale Factor for Z coordinates. An IEEE float.
VAP:VAP_VTE_CNTL · [R/W] · 32 bits · Access: 32 · MMReg:0x20b0
DESCRIPTION: Viewport Transform Engine Control
Field Name Bits Default Description
VPORT_X_SCALE_ENA 0 0x0 Viewport Transform Scale Enable for X component
VPORT_X_OFFSET_ENA 1 0x0 Viewport Transform Offset Enable for X component
VPORT_Y_SCALE_ENA 2 0x0 Viewport Transform Scale Enable for Y component
VPORT_Y_OFFSET_ENA 3 0x0 Viewport Transform Offset Enable for Y component
VPORT_Z_SCALE_ENA 4 0x0 Viewport Transform Scale Enable for Z component
VPORT_Z_OFFSET_ENA 5 0x0 Viewport Transform Offset Enable for Z component
VTX_XY_FMT 8 0x0 Indicates that the incoming X, Y have already been
multiplied by 1/W0.
If OFF, the Setup Engine will bultiply the X, Y
coordinates by 1/W0.,
VTX_Z_FMT 9 0x0 Indicates that the incoming Z has already been multiplied
by 1/W0.
If OFF, the Setup Engine will multiply the Z coordinate
by 1/W0.
VTX_W0_FMT 10 0x0 Indicates that the incoming W0 is not 1/W0.
If ON, the Setup Engine will perform the reciprocal to
get 1/W0.
SERIAL_PROC_ENA 11 0x0 If set, x,y,z viewport transform are performed serially
through a single pipeline instead of in parallel. Used to
mimic RL300 design.
VAP:VAP_VTX_AOS_ADDR[0-15] · [R/W] · 32 bits · Access: 32 · MMReg:0x20c8-0x2120
DESCRIPTION: Array-of-Structures Address 0
Field Name Bits Default Description
VTX_AOS_ADDR0 31:2 0x0 Base Address of the Array of Structures.
© 2008 Advanced Micro Devices, Inc.
Proprietary 83
Revision 1.0 February 25, 2008
VAP:VAP_VTX_AOS_ATTR[01-1415] · [R/W] · 32 bits · Access: 32 · MMReg:0x20c4-0x2118
DESCRIPTION: Array-of-Structures Attributes 0 & 1
Field Name Bits Default Description
VTX_AOS_COUNT0 6:0 0x0 Number of dwords in this structure.
VTX_AOS_STRIDE0 14:8 0x0 Number of dwords from one array element to the next.
VTX_AOS_COUNT1 22:16 0x0 Number of dwords in this structure.
VTX_AOS_STRIDE1 30:24 0x0 Number of dwords from one array element to the next.
VAP:VAP_VTX_NUM_ARRAYS · [R/W] · 32 bits · Access: 32 · MMReg:0x20c0
DESCRIPTION: Vertex Array of Structures Control
Field Name Bits Default Description
VTX_NUM_ARRAYS 4:0 0x0 The number of arrays required to represent the current
vertex type.
Each Array is described by the following three fields:
VTX_AOS_ADDR, VTX_AOS_COUNT,
VTX_AOS_STRIDE.
VC_FORCE_PREFETCH 5 0x0 Force Vertex Data Pre-fetching. If this bit is set, then a
256-bit word will always be fetched, regardless of which
dwords are needed. Typically useful when
VAP_VF_CNTL.PRIM_WALK is set to Vertex List
(Auto-incremented indices).
VC_DIS_CACHE_INVLD 6 0x0
AOS_0_FETCH_SIZE 16 0x0 Granule Size to Fetch for AOS 0.
0 = 128-bit granule size
1 = 256-bit granule size
This allows the driver to program the fetch size based on
DWORDS/VTX/AOS combined with AGP vs. LOC
Memory. The general belief is that the granule size
should always be 256-bits for LOC memory and AGP8X
data, but should be 128-bit for AGP2X/4X data if the
DWORDS/VTX/AOS is less than TBD (128?) bits.
AOS_1_FETCH_SIZE 17 0x0 See AOS_0_FETCH_SIZE
AOS_2_FETCH_SIZE 18 0x0 See AOS_0_FETCH_SIZE
AOS_3_FETCH_SIZE 19 0x0 See AOS_0_FETCH_SIZE
AOS_4_FETCH_SIZE 20 0x0 See AOS_0_FETCH_SIZE
AOS_5_FETCH_SIZE 21 0x0 See AOS_0_FETCH_SIZE
AOS_6_FETCH_SIZE 22 0x0 See AOS_0_FETCH_SIZE
AOS_7_FETCH_SIZE 23 0x0 See AOS_0_FETCH_SIZE
AOS_8_FETCH_SIZE 24 0x0 See AOS_0_FETCH_SIZE
AOS_9_FETCH_SIZE 25 0x0 See AOS_0_FETCH_SIZE
AOS_10_FETCH_SIZE 26 0x0 See AOS_0_FETCH_SIZE
AOS_11_FETCH_SIZE 27 0x0 See AOS_0_FETCH_SIZE
AOS_12_FETCH_SIZE 28 0x0 See AOS_0_FETCH_SIZE
© 2008 Advanced Micro Devices, Inc.
Proprietary 84
Revision 1.0 February 25, 2008
AOS_13_FETCH_SIZE 29 0x0 See AOS_0_FETCH_SIZE
AOS_14_FETCH_SIZE 30 0x0 See AOS_0_FETCH_SIZE
AOS_15_FETCH_SIZE 31 0x0 See AOS_0_FETCH_SIZE
VAP:VAP_VTX_SIZE · [R/W] · 32 bits · Access: 32 · MMReg:0x20b4
DESCRIPTION: Vertex Size Specification Register
Field Name Bits Default Description
DWORDS_PER_VTX 6:0 0x0 This field specifies the number of DWORDS per vertex
to expect when VAP_VF_CNTL.PRIM_WALK is set to
Vertex Data (vertex data embedded in command stream).
This field is not used for any other PRIM_WALK
settings. This field replaces the usage of the
VAP_VTX_FMT_0/1 for this purpose in prior
implementations.
VAP:VAP_VTX_STATE_CNTL · [R/W] · 32 bits · Access: 32 · MMReg:0x2180
DESCRIPTION: VAP Vertex State Control Register
Field Name Bits Default Description
COLOR_0_ASSEMBLY_CNTL 1:0 0x0 0 : Select Color 0
1 : Select User Color 0
2 : Select User Color 1
3 : Reserved
COLOR_1_ASSEMBLY_CNTL 3:2 0x0 0 : Select Color 1
1 : Select User Color 0
2 : Select User Color 1
3 : Reserved
COLOR_2_ASSEMBLY_CNTL 5:4 0x0 0 : Select Color 2
1 : Select User Color 0
2 : Select User Color 1
3 : Reserved
COLOR_3_ASSEMBLY_CNTL 7:6 0x0 0 : Select Color 3
1 : Select User Color 0
2 : Select User Color 1
3 : Reserved
COLOR_4_ASSEMBLY_CNTL 9:8 0x0 0 : Select Color 4
1 : Select User Color 0
2 : Select User Color 1
3 : Reserved
COLOR_5_ASSEMBLY_CNTL 11:10 0x0 0 : Select Color 5
1 : Select User Color 0
2 : Select User Color 1
3 : Reserved
COLOR_6_ASSEMBLY_CNTL 13:12 0x0 0 : Select Color 6
1 : Select User Color 0
2 : Select User Color 1
© 2008 Advanced Micro Devices, Inc.
Proprietary 85
Revision 1.0 February 25, 2008
3 : Reserved
COLOR_7_ASSEMBLY_CNTL 15:14 0x0 0 : Select Color 7
1 : Select User Color 0
2 : Select User Color 1
3 : Reserved
UPDATE_USER_COLOR_0_ENA 16 0x0 0 : User Color 0 State is NOT updated when User Color
0 is written.
1 : User Color 1 State IS updated when User Color 0 is
written.
USE_ADDR_IND_TBL 18 0x0 0 : Use vertex state addresses directly to write to vertex
state memory.
1 : Use Address Indirection table to write to vertex state
memory for lower 64 DWORD addresses.
VAP:VAP_VTX_ST_BLND_WT_[0-3] · [R/W] · 32 bits · Access: 32 · MMReg:0x2430-0x243c
Field Name Bits Default Description
DATA_REGISTER 31:0 0x0
VAP:VAP_VTX_ST_CLR_[0-7]_A · [R/W] · 32 bits · Access: 32 · MMReg:0x232c-0x239c
Field Name Bits Default Description
DATA_REGISTER 31:0 0x0
VAP:VAP_VTX_ST_CLR_[0-7]_B · [R/W] · 32 bits · Access: 32 · MMReg:0x2328-0x2398
Field Name Bits Default Description
DATA_REGISTER 31:0 0x0
VAP:VAP_VTX_ST_CLR_[0-7]_G · [R/W] · 32 bits · Access: 32 · MMReg:0x2324-0x2394
Field Name Bits Default Description
DATA_REGISTER 31:0 0x0
VAP:VAP_VTX_ST_CLR_[0-7]_PKD · [W] · 32 bits · Access: 32 · MMReg:0x2470-0x248c
Field Name Bits Default Description
DATA_REGISTER 31:0 0x0
VAP:VAP_VTX_ST_CLR_[0-7_R · [R/W] · 32 bits · Access: 32 · MMReg:0x2320-0x2390
Field Name Bits Default Description
DATA_REGISTER 31:0 0x0
© 2008 Advanced Micro Devices, Inc.
Proprietary 86
Revision 1.0 February 25, 2008
VAP:VAP_VTX_ST_DISC_FOG · [R/W] · 32 bits · Access: 32 · MMReg:0x2424
Field Name Bits Default Description
DATA_REGISTER 31:0 0x0
VAP:VAP_VTX_ST_EDGE_FLAGS · [R/W] · 32 bits · Access: 32 · MMReg:0x245c
Field Name Bits Default Description
DATA_REGISTER 0 0x0
VAP:VAP_VTX_ST_END_OF_PKT · [W] · 32 bits · Access: 32 · MMReg:0x24ac
Field Name Bits Default Description
DATA_REGISTER 31:0 0x0
VAP:VAP_VTX_ST_NORM_0_PKD · [W] · 32 bits · Access: 32 · MMReg:0x2498
Field Name Bits Default Description
DATA_REGISTER 31:0 0x0
VAP:VAP_VTX_ST_NORM_0_X · [R/W] · 32 bits · Access: 32 · MMReg:0x2310
Field Name Bits Default Description
DATA_REGISTER 31:0 0x0
VAP:VAP_VTX_ST_NORM_0_Y · [R/W] · 32 bits · Access: 32 · MMReg:0x2314
Field Name Bits Default Description
DATA_REGISTER 31:0 0x0
VAP:VAP_VTX_ST_NORM_0_Z · [R/W] · 32 bits · Access: 32 · MMReg:0x2318
Field Name Bits Default Description
DATA_REGISTER 31:0 0x0
VAP:VAP_VTX_ST_NORM_1_X · [R/W] · 32 bits · Access: 32 · MMReg:0x2450
Field Name Bits Default Description
DATA_REGISTER 31:0 0x0
VAP:VAP_VTX_ST_NORM_1_Y · [R/W] · 32 bits · Access: 32 · MMReg:0x2454
Field Name Bits Default Description
© 2008 Advanced Micro Devices, Inc.
Proprietary 87
Revision 1.0 February 25, 2008
DATA_REGISTER 31:0 0x0
VAP:VAP_VTX_ST_NORM_1_Z · [R/W] · 32 bits · Access: 32 · MMReg:0x2458
Field Name Bits Default Description
DATA_REGISTER 31:0 0x0
VAP:VAP_VTX_ST_PNT_SPRT_SZ · [R/W] · 32 bits · Access: 32 · MMReg:0x2420
Field Name Bits Default Description
DATA_REGISTER 31:0 0x0
VAP:VAP_VTX_ST_POS_0_W_4 · [R/W] · 32 bits · Access: 32 · MMReg:0x230c
Field Name Bits Default Description
DATA_REGISTER 31:0 0x0
VAP:VAP_VTX_ST_POS_0_X_2 · [W] · 32 bits · Access: 32 · MMReg:0x2490
Field Name Bits Default Description
DATA_REGISTER 31:0 0x0
VAP:VAP_VTX_ST_POS_0_X_3 · [W] · 32 bits · Access: 32 · MMReg:0x24a0
Field Name Bits Default Description
DATA_REGISTER 31:0 0x0
VAP:VAP_VTX_ST_POS_0_X_4 · [R/W] · 32 bits · Access: 32 · MMReg:0x2300
Field Name Bits Default Description
DATA_REGISTER 31:0 0x0
VAP:VAP_VTX_ST_POS_0_Y_2 · [W] · 32 bits · Access: 32 · MMReg:0x2494
Field Name Bits Default Description
DATA_REGISTER 31:0 0x0
VAP:VAP_VTX_ST_POS_0_Y_3 · [W] · 32 bits · Access: 32 · MMReg:0x24a4
Field Name Bits Default Description
DATA_REGISTER 31:0 0x0
© 2008 Advanced Micro Devices, Inc.
Proprietary 88
Revision 1.0 February 25, 2008
VAP:VAP_VTX_ST_POS_0_Y_4 · [R/W] · 32 bits · Access: 32 · MMReg:0x2304
Field Name Bits Default Description
DATA_REGISTER 31:0 0x0
VAP:VAP_VTX_ST_POS_0_Z_3 · [W] · 32 bits · Access: 32 · MMReg:0x24a8
Field Name Bits Default Description
DATA_REGISTER 31:0 0x0
VAP:VAP_VTX_ST_POS_0_Z_4 · [R/W] · 32 bits · Access: 32 · MMReg:0x2308
Field Name Bits Default Description
DATA_REGISTER 31:0 0x0
VAP:VAP_VTX_ST_POS_1_W · [R/W] · 32 bits · Access: 32 · MMReg:0x244c
Field Name Bits Default Description
DATA_REGISTER 31:0 0x0
VAP:VAP_VTX_ST_POS_1_X · [R/W] · 32 bits · Access: 32 · MMReg:0x2440
Field Name Bits Default Description
DATA_REGISTER 31:0 0x0
VAP:VAP_VTX_ST_POS_1_Y · [R/W] · 32 bits · Access: 32 · MMReg:0x2444
Field Name Bits Default Description
DATA_REGISTER 31:0 0x0
VAP:VAP_VTX_ST_POS_1_Z · [R/W] · 32 bits · Access: 32 · MMReg:0x2448
Field Name Bits Default Description
DATA_REGISTER 31:0 0x0
VAP:VAP_VTX_ST_PVMS · [R/W] · 32 bits · Access: 32 · MMReg:0x231c
Field Name Bits Default Description
DATA_REGISTER 31:0 0x0
VAP:VAP_VTX_ST_SHININESS_0 · [R/W] · 32 bits · Access: 32 · MMReg:0x2428
Field Name Bits Default Description
© 2008 Advanced Micro Devices, Inc.
Proprietary 89
Revision 1.0 February 25, 2008
DATA_REGISTER 31:0 0x0
VAP:VAP_VTX_ST_SHININESS_1 · [R/W] · 32 bits · Access: 32 · MMReg:0x242c
Field Name Bits Default Description
DATA_REGISTER 31:0 0x0
VAP:VAP_VTX_ST_TEX_[0-7]_Q · [R/W] · 32 bits · Access: 32 · MMReg:0x23ac-0x241c
Field Name Bits Default Description
DATA_REGISTER 31:0 0x0
VAP:VAP_VTX_ST_TEX_[0-7]_R · [R/W] · 32 bits · Access: 32 · MMReg:0x23a8-0x2418
Field Name Bits Default Description
DATA_REGISTER 31:0 0x0
VAP:VAP_VTX_ST_TEX_[0-7]_S · [R/W] · 32 bits · Access: 32 · MMReg:0x23a0-0x2410
Field Name Bits Default Description
DATA_REGISTER 31:0 0x0
VAP:VAP_VTX_ST_TEX_[0-7]_T · [R/W] · 32 bits · Access: 32 · MMReg:0x23a4-0x2414
Field Name Bits Default Description
DATA_REGISTER 31:0 0x0
VAP:VAP_VTX_ST_USR_CLR_A · [R/W] · 32 bits · Access: 32 · MMReg:0x246c
Field Name Bits Default Description
DATA_REGISTER 31:0 0x0
VAP:VAP_VTX_ST_USR_CLR_B · [R/W] · 32 bits · Access: 32 · MMReg:0x2468
Field Name Bits Default Description
DATA_REGISTER 31:0 0x0
VAP:VAP_VTX_ST_USR_CLR_G · [R/W] · 32 bits · Access: 32 · MMReg:0x2464
Field Name Bits Default Description
DATA_REGISTER 31:0 0x0
© 2008 Advanced Micro Devices, Inc.
Proprietary 90
Revision 1.0 February 25, 2008
VAP:VAP_VTX_ST_USR_CLR_PKD · [W] · 32 bits · Access: 32 · MMReg:0x249c
Field Name Bits Default Description
DATA_REGISTER 31:0 0x0
VAP:VAP_VTX_ST_USR_CLR_R · [R/W] · 32 bits · Access: 32 · MMReg:0x2460
Field Name Bits Default Description
DATA_REGISTER 31:0 0x0
© 2008 Advanced Micro Devices, Inc.
Proprietary 91
Revision 1.0 February 25, 2008
1.11 Z Buffer Registers
ZB:ZB_BW_CNTL · [R/W] · 32 bits · Access: 8/16/32 · MMReg:0x4f1c
DESCRIPTION: Z Buffer Band-Width Control
Bit Defa
Field Name Description
s ult
HIZ_ENABLE 0 0x0 Enables hierarchical Z.
POSSIBLE VALUES:
00 - Hierarchical Z Disabled
01 - Hierarchical Z Enabled
HIZ_MIN 1 0x0 POSSIBLE VALUES:
00 - Update Hierarchical Z with Max value
01 - Update Hierarchical Z with Min value
FAST_FILL 2 0x0 POSSIBLE VALUES:
00 - Fast Fill Disabled
01 - Fast Fill Enabled (ZB_DEPTHCLEARVALUE )
RD_COMP_ENABLE 3 0x0 Enables reading of compressed Z data from memory to the cache.
POSSIBLE VALUES:
00 - Z Read Compression Disabled
01 - Z Read Compression Enabled
WR_COMP_ENABLE 4 0x0 Enables writing of compressed Z data from cache to memory,
POSSIBLE VALUES:
00 - Z Write Compression Disabled
01 - Z Write Compression Enabled
ZB_CB_CLEAR 5 0x0 This bit is set when the Z buffer is used to help the CB in clearing
a region. Part of the region is cleared by the color buffer and part
will be cleared by the Z buffer. Since the Z buffer does not have
any write masks in the cache, full micro-tiles need to be written. If
a partial micro-tile is touched , then the un-touched part will be
unknowns. The cache will operate in write-allocate mode and
quads will be accumulated in the cache and then evicted to main
memory. The color value is supplied through the
ZB_DEPTHCLEARVALUE register.
POSSIBLE VALUES:
00 - Z unit cache controller does RMW
01 - Z unit cache controller does cache-line granular Write only
FORCE_COMPRESSED_STENCIL 6 0x0 Enabling this bit will force all the compressed stencil values to be
_VALUE equal to
old_stencil_value&~ZB_STENCILREFMASK.stencilwritemask |
ZB_STENCILREFMASK.stencilref&ZB_STENCILREFMASK.s
tencilwritemask. This should be enabled during stencil clears to
avoid needless decompression.
POSSIBLE VALUES:
00 - Do not force the compressed stencil value.
© 2008 Advanced Micro Devices, Inc.
Proprietary 92
Revision 1.0 February 25, 2008
01 - Force the compressed stencil value.
ZB:ZB_CNTL · [R/W] · 32 bits · Access: 8/16/32 · MMReg:0x4f00
DESCRIPTION: Z Buffer Control
Field Name Bits Default Description
STENCIL_ENABLE 0 0x0 Enables stenciling.
POSSIBLE VALUES:
00 - Disabled
01 - Enabled
Z_ENABLE 1 0x0 Enables Z functions.
POSSIBLE VALUES:
00 - Disabled
01 - Enabled
ZWRITEENABLE 2 0x0 Enables writing of the Z buffer.
POSSIBLE VALUES:
00 - Disable
01 - Enable
ZSIGNED_COMPARE 3 0x0 Enable signed Z buffer comparison , for W-buffering.
POSSIBLE VALUES:
00 - Disable
01 - Enable
STENCIL_FRONT_BACK 4 0x0 When STENCIL_ENABLE is set, setting
STENCIL_FRONT_BACK bit to one specifies that
stencilfunc/stencilfail/stencilzpass/stencilzfail registers are
used if the quad is generated from front faced primitive
and
stencilfunc_bf/stencilfail_bf/stencilzpass_bf/stencilzfail_bf
are used if the quad is generated from a back faced
primitive. If the STENCIL_FRONT_BACK is not set,
then stencilfunc/stencilfail/stencilzpass/stencilzfail
registers determine the operation independent of the
front/back face state of the quad.
POSSIBLE VALUES:
00 - Disable
01 - Enable
ZB:ZB_DEPTHCLEARVALUE · [R/W] · 32 bits · Access: 8/16/32 · MMReg:0x4f28
DESCRIPTION: Z Buffer Clear Value
Field Name Bits Default Description
DEPTHCLEARVALUE 31:0 0x0 When a block has a Z Mask value of 0, all Z values in
© 2008 Advanced Micro Devices, Inc.
Proprietary 93
Revision 1.0 February 25, 2008
that block are cleared to this value. In 24bpp, the stencil
value is also updated regardless of whether it is enabled
or not.
ZB:ZB_DEPTHOFFSET · [R/W] · 32 bits · Access: 8/16/32 · MMReg:0x4f20
DESCRIPTION: Z Buffer Address Offset
Field Name Bits Default Description
DEPTHOFFSET 31:5 0x0 2K aligned Z buffer address offset for macro tiles.
ZB:ZB_DEPTHPITCH · [R/W] · 32 bits · Access: 8/16/32 · MMReg:0x4f24
DESCRIPTION: Z Buffer Pitch and Endian Control
Field Name Bits Default Description
DEPTHPITCH 13:2 0x0 Z buffer pitch in multiples of 4 pixels.
DEPTHMACROTILE 16 0x0 Specifies whether Z buffer is macro-tiled. macro-tiles are
2K aligned
POSSIBLE VALUES:
00 - macro tiling disabled
01 - macro tiling enabled
DEPTHMICROTILE 18:17 0x0 Specifies whether Z buffer is micro-tiled. micro-tiles is
32 bytes
POSSIBLE VALUES:
00 - 32 byte cache line is linear
01 - 32 byte cache line is tiled
02 - 32 byte cache line is tiled square (only applies to
16-bit pixels)
03 - Reserved
DEPTHENDIAN 20:19 0x0 Specifies endian control for the Z buffer.
POSSIBLE VALUES:
00 - No swap
01 - Word swap
02 - Dword swap
03 - Half Dword swap
ZB:ZB_DEPTHXY_OFFSET · [R/W] · 32 bits · Access: 8/16/32 · MMReg:0x4f60
DESCRIPTION: Depth buffer X and Y coordinate offset
Field Name Bits Default Description
DEPTHX_OFFSET 11:1 0x0 X coordinate offset. multiple of 32 . Bits 4:0 have to be
zero
DEPTHY_OFFSET 27:17 0x0 Y coordinate offset. multiple of 32 . Bits 4:0 have to be
zero
© 2008 Advanced Micro Devices, Inc.
Proprietary 94
Revision 1.0 February 25, 2008
ZB:ZB_FORMAT · [R/W] · 32 bits · Access: 8/16/32 · MMReg:0x4f10
DESCRIPTION: Format of the Data in the Z buffer
Field Name Bits Default Description
DEPTHFORMAT 3:0 0x0 Specifies the format of the Z buffer.
POSSIBLE VALUES:
00 - 16-bit Integer Z
01 - 16-bit compressed 13E3
02 - 24-bit Integer Z, 8 bit Stencil (LSBs)
03 - RESERVED
04 - RESERVED
05 - RESERVED
06 - RESERVED
07 - RESERVED
08 - RESERVED
09 - RESERVED
10 - RESERVED
11 - RESERVED
12 - RESERVED
13 - RESERVED
14 - RESERVED
15 - RESERVED
INVERT 4 0x0 POSSIBLE VALUES:
00 - in 13E3 format , count leading 0`s
01 - in 13E3 format , count leading 1`s.
PEQ8 5 0x0 This bit is unused
POSSIBLE VALUES:
00 - 7 bytes per plane equation, 1 byte for stencil
01 - 8 bytes per plane equation, no bytes for stencil
ZB:ZB_HIZ_DWORD · [R/W] · 32 bits · Access: 8/16/32 · MMReg:0x4f4c
DESCRIPTION: Hierarchical Z Data
Field Name Bits Default Description
HIZ_DWORD 31:0 0x0 This DWORD contains an 8-bit value for 4 4x4 blocks.
The 4 blocks are organized as a 2x2 tile. The frame
buffer coordinate (X,Y) corresponds to a particular 8-bit
value for the 4x4 block within the DWORD as follows:
BITPOS[4:0] = 16 * X[2] + 8 * Y[2]
HIZ[7:0] = HIZDWORD[BITPOS+7:BITPOS]
ZB:ZB_HIZ_OFFSET · [R/W] · 32 bits · Access: 8/16/32 · MMReg:0x4f44
DESCRIPTION: Hierarchical Z Memory Offset
© 2008 Advanced Micro Devices, Inc.
Proprietary 95
Revision 1.0 February 25, 2008
Field Name Bits Default Description
HIZ_OFFSET 16:2 0x0 DWORD offset into HiZ RAM. A DWORD can hold an
8-bit HiZ value for 4 blocks, so this offset is aligned on 4
4x4 blocks. In each pipe, the HIZ RAM DWORD
address is generated from a pixel x[11:0] , y[11:0] as
follows:
HIZ_DWORD_ADDRESS[13:0] = HIZ_OFFSET[16:3]
+ Y[11:3] * HIZ_PITCH[13:5] + X[11:5].
ZB:ZB_HIZ_PITCH · [R/W] · 32 bits · Access: 8/16/32 · MMReg:0x4f54
DESCRIPTION: Hierarchical Z Pitch
Field Name Bits Default Description
HIZ_PITCH 13:4 0x0 Pitch used in HiZ address computation.
ZB:ZB_HIZ_RDINDEX · [R/W] · 32 bits · Access: 8/16/32 · MMReg:0x4f50
DESCRIPTION: Hierarchical Z Read Index
Field Name Bits Default Description
HIZ_RDINDEX 16:2 0x0 Read index into HiZ RAM. The index must start on a
DWORD boundary. RDINDEX words much like
WRINDEX. Every read from HIZ_DWORD will
increment the register by 2.
ZB:ZB_HIZ_WRINDEX · [R/W] · 32 bits · Access: 8/16/32 · MMReg:0x4f48
DESCRIPTION: Hierarchical Z Write Index
Field Name Bits Default Description
HIZ_WRINDEX 16:2 0x0 Self-incrementing write index into the HiZ RAM.
Starting write index must start on a DWORD boundary.
Each time ZB_HIZ_DWORD is written, this index will
increment by two DWORD, this due to the fact that there
are 2 pipes and the data is broadcasted to both pipes.
HIZ_OFFSET and HIZ_PITCH are not used to compute
read/write address to HIZ ram, when it is accessed
through WRINDEX and DWORD
ZB:ZB_STENCILREFMASK · [R/W] · 32 bits · Access: 8/16/32 · MMReg:0x4f08
DESCRIPTION: Stencil Reference Value and Mask
Field Name Bits Default Description
STENCILREF 7:0 0x0 Specifies the reference stencil value.
STENCILMASK 15:8 0x0 This value is ANDed with both the reference and the
current stencil value prior to the stencil test.
STENCILWRITEMASK 23:16 0x0 Specifies the write mask for the stencil planes.
© 2008 Advanced Micro Devices, Inc.
Proprietary 96
Revision 1.0 February 25, 2008
ZB:ZB_ZCACHE_CTLSTAT · [R/W] · 32 bits · Access: 8/16/32 · MMReg:0x4f18
DESCRIPTION: Z Buffer Cache Control/Status
Field Name Bits Default Description
ZC_FLUSH 0 0x0 Setting this bit flushes the dirty data from the Z cache.
Unless ZC_FREE bit is also set, the tags in the cache
remain valid. A purge is achieved by setting both
ZC_FLUSH and ZC_FREE. This is a sticky bit and it
clears itself at the end of the operation.
POSSIBLE VALUES:
00 - No effect
01 - Flush and Free Z cache lines
ZC_FREE 1 0x0 Setting this bit invalidates the Z cache tags. Unless
ZC_FLUSH bit is also set, the cachelines are not written
to memory. A purge is achieved by setting both
ZC_FLUSH and ZC_FREE. This is a sticky bit that
clears itself at the end of the operation.
POSSIBLE VALUES:
00 - No effect
01 - Free Z cache lines (invalidate)
ZC_BUSY 31 0x0 This bit is unused ...
POSSIBLE VALUES:
00 - Idle
01 - Busy
ZB:ZB_ZPASS_ADDR · [R/W] · 32 bits · Access: 8/16/32 · MMReg:0x4f5c
DESCRIPTION: Z Buffer Z Pass Counter Address
Field Name Bits Default Description
ZPASS_ADDR 31:2 0x0 Writing this location with a DWORD address causes the
value in ZB_ZPASS_DATA to be written to main
memory at the location pointed to by this address.
NOTE: R300 has 2 pixel pipes. Broadcasting this address
causes both pipes to write their ZPASS value to the same
address. There is no guarantee which pipe will write last.
So when writing to this register, the GA needs to be
programmed to send the write command to pipe 0. Then
a different address needs to be written to pipe 1. Then
both pipes should be enabled for further register writes.
ZB:ZB_ZPASS_DATA · [R/W] · 32 bits · Access: 8/16/32 · MMReg:0x4f58
DESCRIPTION: Z Buffer Z Pass Counter Data
Field Name Bits Default Description
© 2008 Advanced Micro Devices, Inc.
Proprietary 97
Revision 1.0 February 25, 2008
ZPASS_DATA 31:0 0x0 Contains the number of passed Z components since the
last write to this location. Writing this location resets the
count to the value written.
ZB:ZB_ZSTENCILCNTL · [R/W] · 32 bits · Access: 8/16/32 · MMReg:0x4f04
DESCRIPTION: Z and Stencil Function Control
Field Name Bits Default Description
ZFUNC 2:0 0x0 Specifies the Z function.
POSSIBLE VALUES:
00 - Never
01 - Less
02 - Less or Equal
03 - Equal
04 - Greater or Equal
05 - Greater Than
06 - Not Equal
07 - Always
STENCILFUNC 5:3 0x0 Specifies the stencil function.
POSSIBLE VALUES:
00 - Never
01 - Less
02 - Less or Equal
03 - Equal
04 - Greater or Equal
05 - Greater
06 - Not Equal
07 - Always
STENCILFAIL 8:6 0x0 Specifies the stencil value to be written if the stencil test
fails.
POSSIBLE VALUES:
00 - Keep: New value = Old value
01 - Zero: New value = 0
02 - Replace: New value = STENCILREF
03 - Increment: New value++ (clamp)
04 - Decrement: New value-- (clamp)
05 - Invert new value: New value = !Old value
06 - Increment: New value++ (wrap)
07 - Decrement: New value-- (wrap)
STENCILZPASS 11:9 0x0 Same encoding as STENCILFAIL. Specifies the stencil
value to be written if the stencil test passes and the Z test
passes (or is not enabled).
STENCILZFAIL 14:12 0x0 Same encoding as STENCILFAIL. Specifies the stencil
value to be written if the stencil test passes and the Z test
fails.
STENCILFUNC_BF 17:15 0x0 Same encoding as STENCILFUNC. Specifies the stencil
© 2008 Advanced Micro Devices, Inc.
Proprietary 98
Revision 1.0 February 25, 2008
function for back faced quads , if
STENCIL_FRONT_BACK = 1.
STENCILFAIL_BF 20:18 0x0 Same encoding as STENCILFAIL. Specifies the stencil
value to be written if the stencil test fails for back faced
quads, if STENCIL_FRONT_BACK = 1
STENCILZPASS_BF 23:21 0x0 Same encoding as STENCILFAIL. Specifies the stencil
value to be written if the stencil test passes and the Z test
passes (or is not enabled) for back faced quads, if
STENCIL_FRONT_BACK = 1
STENCILZFAIL_BF 26:24 0x0 Same encoding as STENCILFAIL. Specifies the stencil
value to be written if the stencil test passes and the Z test
fails for back faced quads, if STENCIL_FRONT_BACK
=1
ZB:ZB_ZTOP · [R/W] · 32 bits · Access: 8/16/32 · MMReg:0x4f14
Field Name Bits Default Description
ZTOP 0 0x0 POSSIBLE VALUES:
00 - Z is at the bottom of the pipe, after the fog unit.
01 - Z is at the top of the pipe, after the scan unit.
© 2008 Advanced Micro Devices, Inc.
Proprietary 99
|