summaryrefslogtreecommitdiff
path: root/intel
AgeCommit message (Expand)AuthorFilesLines
2014-03-03intel: Massively simplify the BO cache.HEADmasterEric Anholt1-163/+97
2014-01-20intel: Create a new drm_intel_bo offset64 field.Kenneth Graunke2-9/+19
2014-01-20intel: Track whether a buffer is idle to avoid trips to the kernel.Eric Anholt1-1/+22
2014-01-10intel: Handle malloc fails in context createBen Widawsky1-1/+5
2014-01-10intel: squash unused variable 'bo_gem'Ben Widawsky1-0/+2
2013-12-13intel/test_decode: Allow gen8 to be infered from the batch filenamesDamien Lespiau1-0/+1
2013-11-26 intel: Track known prime buffers for re-useKeith Packard1-7/+43
2013-11-20intel: Use memset instead of VG_CLEARIan Romanick1-1/+1
2013-11-15intel: Add support for GPU reset status query ioctlIan Romanick2-0/+39
2013-11-08Revert "intel: Add support for GPU reset status query ioctl"Dave Airlie2-39/+0
2013-11-07intel: Add support for GPU reset status query ioctlIan Romanick2-0/+39
2013-11-07intel/bdw: Update MI_BATCH_BUFFER_START for aub dumpsDamien Lespiau1-2/+8
2013-11-07intel/bdw/aub: Update AUB trace block writes for 48-bit addressing.Kenneth Graunke1-3/+9
2013-11-07intel/bdw: Add gen8 to the decode initDamien Lespiau1-1/+3
2013-11-07intel/bdw: Handle gen8 bufmgr_initBen Widawsky1-0/+2
2013-11-07intel/bdw: Add broadwell chipset IDsBen Widawsky1-1/+21
2013-10-29intel: Add MI_LOAD_REGISTER_MEM to intel_decode.c.Kenneth Graunke1-0/+1
2013-10-29intel: Add the Gen6+ version of MI_REPORT_PERF_COUNT to intel_decode.c.Kenneth Graunke1-0/+1
2013-10-10intel: Set bo size from lseek if kernel supports itKristian Høgsberg1-1/+11
2013-08-30intel: Update package name and description in libdrm_intel.pcEmil Velikov1-2/+2
2013-07-16intel: silence valgrind warnings for unsynchronized mapsChia-I Wu1-0/+7
2013-06-10intel/aub: Implement a way to specify the output .aub filenameDamien Lespiau2-1/+28
2013-06-10intel/aub: Return early if we disable aub dumpsDamien Lespiau1-0/+1
2013-06-10intel/aub: Sync the AUB defines with mesa'sDamien Lespiau1-23/+53
2013-06-05intel: Adding more reserved PCI IDs for Haswell.Rodrigo Vivi1-3/+51
2013-06-05intel: Fix Haswell GT3 names.Rodrigo Vivi1-26/+27
2013-04-27intel: Add support for VEBOX ring (v2)Xiang, Haihao1-0/+9
2013-04-04intel-decode: Fix gen6 HIER_DEPTH_BUFFER decodingDaniel Vetter2-4/+4
2013-03-28intel: Fix Haswell CRW PCI IDs.Kenneth Graunke1-9/+9
2013-03-27intel_chipset: Fix up VLV confusionVille Syrjälä1-3/+3
2013-03-27intel_chipset: Use parens around macro argumentsVille Syrjälä1-155/+155
2013-02-11intel_chipset: Merge intel-gpu-tools chipsetsBen Widawsky1-75/+101
2013-02-06intel: fix length mask for Gen5/Gen6 3DSTATE_CLEAR_PARAMSChris Forbes1-1/+1
2013-02-06intel/aub: Actually run BLT batches on the blit ring.Kenneth Graunke1-0/+2
2013-02-02intel: add more VLV PCI IDsJesse Barnes1-1/+7
2013-01-13intel: Remove the fence count contributions when clearing relocsChris Wilson1-3/+4
2012-11-10intel: Fix missing ETIME on BSD operating systemsDavid Shao1-0/+3
2012-10-07intel: Silence a trivial compiler warningChris Wilson1-1/+0
2012-10-07intel: Correct the word decoding for gen2 3DSTATE_LOAD_STATE_IMMEDIATE_1Chris Wilson1-1/+1
2012-10-07intel: Fix "properly test for HAS_LLC"Chris Wilson1-1/+1
2012-09-14intel: Mark bo's exported to prime as not reusableKristian Høgsberg1-1/+8
2012-09-13intel: add support for ValleyViewJesse Barnes1-1/+6
2012-09-01intel: properly test for HAS_LLCDaniel Vetter1-1/+1
2012-08-12intel: Use VG_CLEAR on the context destroy ioctl as well.Kenneth Graunke1-0/+2
2012-08-10intel: Add a function for the new register read ioctl.Eric Anholt2-0/+21
2012-08-08intel: add more Haswell PCI IDsPaulo Zanoni1-3/+65
2012-08-08intel: Bail gracefully if we encounter an unknown Intel deviceChris Wilson1-3/+5
2012-08-02intel: Quiet valgrind warnings in context creation.Eric Anholt1-0/+1
2012-08-02intel: Remove two unused variablesDamien Lespiau1-2/+1
2012-07-20intel: fix build errorRob Clark1-1/+1
generated by cgit v1.2.3 (git 2.39.1) at 2024-05-15 09:42:29 +0000