summaryrefslogtreecommitdiff
path: root/src/brw_defines.h
AgeCommit message (Expand)AuthorFilesLines
2012-10-23Add the CRE enginee for HSW+Zhao Yakui1-0/+1
2012-09-28Supporting multi-branch instructios BRD & BRCHomer Hsing1-0/+2
2012-09-28Support subroutine instructions, CALL & RETHomer Hsing1-0/+2
2012-09-17Supporting integer subtraction with borrowHomer Hsing1-0/+1
2012-09-17Supporting find first bit instructionsHomer Hsing1-0/+2
2012-09-17Supporting half precision to single precision float convertionHomer Hsing1-0/+2
2012-09-17Supporting count bit set instructionHomer Hsing1-0/+1
2012-09-17Supporting instruction "reverse bits"Homer Hsing1-0/+1
2012-09-17Supporting instruction Bit Field Insert 1Homer Hsing1-0/+1
2012-09-17Delete an extra space character in brw_defines.hHomer Hsing1-1/+1
2012-09-17Supporting addc instructionHomer Hsing1-0/+1
2012-09-13Supporting bit field extract and bit field insert 2Homer Hsing1-0/+2
2012-09-12Supporting LRP: dest = src0 * src1 + (1-src0) * src2Homer Hsing1-0/+1
2012-09-12Support trinary source instruction "multiply add".Homer Hsing1-0/+1
2012-06-24disasm: add sendcBen Widawsky1-0/+1
2011-06-10Support DP for sampler/render/constant/data cacheXiang, Haihao1-0/+1
2011-05-30sampler/render/constant cache unit since SandybridgeXiang, Haihao1-1/+4
2011-04-14Add VME support in SENDZhou Chang1-0/+1
2010-12-13Support instructions which strictly follow the documents.Xiang, Haihao1-1/+2
2010-10-27add support for math instruction on SandybridgeXiang, Haihao1-0/+1
2010-10-21add support for plane instruction (pln)Xiang, Haihao1-0/+1
2010-10-21add AccWrCtrl flag on SandybridgeXiang, Haihao1-0/+3
2008-04-23Add conditional support to assembler. Add align16 dest support to disasm.Keith Packard1-4/+5
2008-04-23Add disassembler (intel-gen4disasm).Keith Packard1-0/+1
2006-08-30Add autotools build system, and rearrange directory layout.Eric Anholt1-0/+846
generated by cgit v1.2.3 (git 2.39.1) at 2024-06-04 13:35:29 +0000