summaryrefslogtreecommitdiff
AgeCommit message (Expand)AuthorFilesLines
9 hoursDocumentation/i915: remove kernel-doc for DMC wakelocksfor-linux-nextdrm-intel-nextLuca Coelho1-3/+0
25 hoursdrm/xe/display: remove unused xe->sb_lockJani Nikula2-5/+0
25 hoursdrm/xe/display: remove unused xe->enabled_irq_maskJani Nikula2-3/+0
29 hoursdrm/i915: Rename the fb pinning functions to indicate the address spaceVille Syrjälä7-47/+47
29 hoursdrm/i915: Cleanup fbdev fb setupVille Syrjälä1-18/+20
29 hoursdrm/i915: Change intel_fbdev_fb_alloc() return typeVille Syrjälä4-14/+14
29 hoursdrm/i915: Constify 'fb' in during pinningVille Syrjälä3-22/+21
29 hoursdrm/i915: Implement Audio WA_14020863754Uma Shankar2-0/+18
35 hoursdrm/i915/dp: Write panel override luminance valuesSuraj Kandpal1-0/+25
35 hoursdrm/i915/dp: Enable AUX based backlight for HDRSuraj Kandpal1-11/+87
35 hoursdrm/i915/dp: Drop comments on EDP HDR DPCD registersSuraj Kandpal1-2/+2
35 hoursdrm/i915/dp: Fix Register bit namingSuraj Kandpal1-1/+1
35 hoursdrm/i915/dp: Add TCON HDR capability checksSuraj Kandpal2-0/+15
35 hoursdrm/i915/dp: Rename intel struct inside intel_panelSuraj Kandpal2-8/+8
35 hoursdrm/i915/dp: Make has_gamut_metadata_dip() non staticSuraj Kandpal2-3/+4
4 daysdrm/i915: Polish types in fb calculationsVille Syrjälä4-32/+30
4 daysdrm/i915: Extract intel_plane_needs_physical()Ville Syrjälä3-6/+12
4 daysdrm/i915: Drop 'uses_fence' parameter from intel_pin_fb_obj_dpt()Ville Syrjälä1-3/+2
4 daysdrm/i915: Clean up skl+ plane stride limitsVille Syrjälä1-28/+37
4 daysdrm/i915: Split gen2 vs. gen3 .max_stride()Ville Syrjälä1-14/+18
5 daysdrm/i915: pass dev_priv explicitly to TRANS_VRR_VSYNCJani Nikula2-4/+7
5 daysdrm/i915: pass dev_priv explicitly to TRANS_PUSHJani Nikula2-5/+6
5 daysdrm/i915: pass dev_priv explicitly to TRANS_VRR_STATUS2Jani Nikula1-1/+1
5 daysdrm/i915: pass dev_priv explicitly to TRANS_VRR_FLIPLINEJani Nikula2-3/+5
5 daysdrm/i915: pass dev_priv explicitly to TRANS_VRR_VTOTAL_PREVJani Nikula1-1/+1
5 daysdrm/i915: pass dev_priv explicitly to TRANS_VRR_STATUSJani Nikula2-2/+3
5 daysdrm/i915: pass dev_priv explicitly to TRANS_VRR_VMAXSHIFTJani Nikula1-1/+1
5 daysdrm/i915: pass dev_priv explicitly to TRANS_VRR_VMINJani Nikula2-3/+5
5 daysdrm/i915: pass dev_priv explicitly to TRANS_VRR_VMAXJani Nikula2-3/+5
5 daysdrm/i915: pass dev_priv explicitly to TRANS_VRR_CTLJani Nikula2-6/+9
5 daysdrm/i915/hdcp: Disable HDCP Line Rekeying for HDCP2.2 on HDMISuraj Kandpal2-0/+25
5 daysdrm/xe: Nuke xe's copy of intel_fbdev_fb.hVille Syrjälä1-21/+0
6 daysdrm/i915: Use drm_crtc_vblank_crtc()Ville Syrjälä2-13/+6
6 daysdrm/i915/bios: Define VBT block 253 (PRD Table) contentsVille Syrjälä1-0/+26
6 daysdrm/i915/bios: Define VBT block 252 (int15 Hook)Ville Syrjälä1-0/+1
6 daysdrm/i915/bios: Define VBT block 55 (Compression Parameters)Ville Syrjälä1-0/+1
6 daysdrm/i915/bios: Define VBT block 50 (MIPI) contentsVille Syrjälä1-0/+47
6 daysdrm/i915/bios: Define VBT block 57 (Vswing PreEmphasis Table) contentsVille Syrjälä1-0/+11
6 daysdrm/i915/bios: Define VBT block 55 (RGB Palette Table) contentsVille Syrjälä1-0/+12
6 daysdrm/i915/bios: Define VBT block 51 (Fixed Set Mode Table) contentsVille Syrjälä1-0/+11
6 daysdrm/i915/bios: Define VBT block 46 (Chromaticity For Narrow Gamut Panel) cont...Ville Syrjälä1-0/+26
6 daysdrm/i915/bios: Define VBT block 45 (eDP BFI) contentsVille Syrjälä1-0/+17
6 daysdrm/i915/bios: Define VBT block 28 (EFP DTD) contentsVille Syrjälä1-0/+9
6 daysdrm/i915/bios: Define VBT block 26 (TV Options) contentsVille Syrjälä1-0/+12
6 daysdrm/i915/bios: Define VBT block 25 (SDVO LVDS PPS) contentsVille Syrjälä1-0/+16
6 daysdrm/i915/bios: Define VBT block 24 (SDVO LVDS PnP ID) contentsVille Syrjälä1-0/+8
6 daysdrm/i915/bios: Define VBT block 21 (EFP List) contentsVille Syrjälä1-0/+15
6 daysdrm/i915/bios: Define VBT block 20 (OEM Customizable Modes) contentsVille Syrjälä1-0/+24
6 daysdrm/i915/bios: Define VBT blocks 19,30,32 (Display Configuration Removal Tabl...Ville Syrjälä1-1/+46
6 daysdrm/i915/bios: Define VBT blocks 16,29,31 (Toggle List) contentsVille Syrjälä1-1/+62
generated by cgit v1.2.3 (git 2.39.1) at 2024-05-14 21:02:33 +0000