summaryrefslogtreecommitdiff
path: root/lib
AgeCommit message (Expand)AuthorFilesLines
2013-04-05Respect Addend when processing MCJIT relocations to local/global symbols.Ulrich Weigand1-2/+2
2013-04-05Buildbot fix for r178851: mistake was in wrong TargetRegisterInfo::getRegClas...Stepan Dyatkovskiy1-1/+1
2013-04-05Fix for PR14824: "Optimization arm_ldst_opt inserts newly generated instructi...Stepan Dyatkovskiy1-10/+161
2013-04-05Add a SchedMachineModel for the PPC G5Hal Finkel2-10/+25
2013-04-05Add a SchedMachineModel for the PPC A2Hal Finkel2-2/+17
2013-04-05Fix bug in PEI's virtual-register scavengingHal Finkel2-24/+67
2013-04-05ARM scheduler model: Add scheduler info to more instructions and resourceArnold Schwaighofer4-32/+67
2013-04-05ARM scheduler model: Swift has varying latencies, uops for simple ALU opsArnold Schwaighofer4-5/+57
2013-04-05RegisterPressure heuristics currently require signed comparisons.Andrew Trick1-2/+2
2013-04-05Disable DFSResult for ConvergingScheduler.Andrew Trick1-2/+0
2013-04-05MachineScheduler: format DEBUG output.Andrew Trick1-22/+17
2013-04-04LoopVectorizer: Pass OperandValueKind information to the cost modelArnold Schwaighofer1-2/+13
2013-04-04X86 cost model: Differentiate cost for vector shifts of constantsArnold Schwaighofer1-0/+29
2013-04-04CostModel: Add parameter to instruction cost to further classify operand valuesArnold Schwaighofer5-12/+51
2013-04-04Debug Info: revert 178722 for now.Manman Ren3-15/+4
2013-04-04typoAdrian Prantl1-1/+1
2013-04-04Rename the current PPC BCL definition to BCLalwaysHal Finkel3-5/+5
2013-04-04PPC: Improve code generation for mixed-precision reciprocal sqrtHal Finkel1-0/+27
2013-04-04Hexagon: Expand br_cc.Jyotsna Verma1-0/+2
2013-04-04Reassociate: Avoid iterator invalidation.Benjamin Kramer1-7/+12
2013-04-04[XCore] Add bru instruction.Richard Osborne1-0/+3
2013-04-04[XCore] The RRegs register class is a superset of GRRegs.Richard Osborne4-34/+46
2013-04-04Avoid high-latency false CPSR dependencies even for tMOVSi.Jakob Stoklund Olesen1-46/+103
2013-04-04FormattingEli Bendersky1-2/+2
2013-04-04R600: Use a mask for offsets when encoding instructionsVincent Lejeune1-2/+5
2013-04-04R600: Fix wrong address when substituting ENDIFVincent Lejeune1-1/+1
2013-04-04R600: Take export into account when computing cf addressVincent Lejeune1-0/+4
2013-04-04Add SPARC v9 support for select on 64-bit compares.Jakob Stoklund Olesen4-5/+35
2013-04-04Debug Info: according to DWARF 2, FORM_ref_addr the same size as an address onManman Ren3-4/+15
2013-04-03Refactored out the helper method FindPredecessorAutoreleaseWithSafePath from ...Michael Gottesman1-25/+45
2013-04-03Refactored out the helper function FindPredecessorRetainWithSafePath from Obj...Michael Gottesman1-18/+32
2013-04-03Small cleanups.Michael Gottesman1-14/+14
2013-04-03Refactored out a part of ObjCARCOpt::OptimizeReturns into its own method HasS...Michael Gottesman1-22/+33
2013-04-03Removed an old comment.Michael Gottesman1-7/+0
2013-04-03Clean up arc annotations by moving the top/bottom BB annotations into conditi...Michael Gottesman1-58/+46
2013-04-03X86 cost model: Vector shifts are expensive in most casesArnold Schwaighofer1-0/+42
2013-04-03R600: Fix last ALU of a clause being emitted in a separate clauseVincent Lejeune1-2/+2
2013-04-03Ensuring that both bits are set, and not just a combination of one or the other.Aaron Ballman1-1/+2
2013-04-03Cleanup PPC reciprocal-estimate functionalityHal Finkel2-61/+47
2013-04-03R600: Factorize maximum alu per clause in a single locationVincent Lejeune4-2/+6
2013-04-03Testing for Visual Studio 2010 SP1 or greater before calling the _xgetbv intr...Aaron Ballman1-2/+2
2013-04-03R600: Simplify data structure and add DEBUG to R600ControlFlowFinalizerVincent Lejeune1-20/+21
2013-04-03R600: Consider KILLGT as an ALU instructionVincent Lejeune2-3/+4
2013-04-03Measure time that IR parsing took as part of the -time-passes measurement.Eli Bendersky2-4/+13
2013-04-03PPC: Enable FRES and FRSQRTE on the default PPC64 descriptionHal Finkel1-1/+2
2013-04-03PPC: Add a FIXME regarding the non-working fma+fneg Altivec patternHal Finkel1-0/+2
2013-04-03Remove some obsolete PowerPC/README entriesHal Finkel1-20/+0
2013-04-03More direct types in PowerPC AltiVec intrinsics.Ulrich Weigand1-47/+29
2013-04-03Fix PR15632: No support for ppcf128 floating-point remainder on PowerPC.Bill Schmidt3-0/+13
2013-04-03AArch64: implement ETMv4 trace system registers.Tim Northover2-0/+432
generated by cgit v1.2.3 (git 2.39.1) at 2024-11-25 07:53:47 +0000