summaryrefslogtreecommitdiff
AgeCommit message (Expand)AuthorFilesLines
2013-07-04tests/kms_flip: don't run blocking relateve vblank waits with interruptsDaniel Vetter1-0/+7
2013-07-03intel_reg_dumper: enable the power wellPaulo Zanoni1-1/+42
2013-07-03lib: fix WM_DBG register addressPaulo Zanoni1-1/+1
2013-07-03intel_reg_dumper: add hsw_debug_lp_wmPaulo Zanoni1-3/+18
2013-07-03Make the failure message for drm_open_any() more specificChris Wilson1-1/+2
2013-07-03Avoid corrupting the exitcode with a failure to open a quiescent fdChris Wilson1-5/+10
2013-07-03tests/gem_linear|tiled_blits: convert to subtestsDaniel Vetter3-43/+53
2013-07-03drm_lib.sh: Be more precise in detecting the i915 /sys pathChris Wilson1-11/+7
2013-07-03tests/hangman: Be lenient towards a non-existent sysfs error stateChris Wilson2-18/+18
2013-07-02tests/gem_(linear|tiled)_blits: Repeat whilst being interruptedChris Wilson2-53/+80
2013-07-02tests/drm_lib.sh: Don't die if the sysfs path can't be foundDaniel Vetter1-1/+1
2013-07-02test/drm_lib.sh: Updated sysfs error filenameDaniel Vetter1-1/+1
2013-07-01tests/ZZ_hangman: Test both error_state interfacesMika Kuoppala1-14/+38
2013-07-01tests: add i915_sfs_pathMika Kuoppala1-0/+15
2013-07-01tests: rename debugfs base path to be more specificMika Kuoppala5-9/+9
2013-07-01tests/kms_flip: Repeat all of the tests whilst being rudely interruptedChris Wilson1-1/+14
2013-06-30quick_dump: Add VLV DPIO registersVille Syrjälä3-1/+55
2013-06-30quick_dump: Document the register definition formatVille Syrjälä1-0/+7
2013-06-30quick_dump: Add automagic DPIO register supportVille Syrjälä1-1/+4
2013-06-29lib/drmtest: set default sighandler for QUIT in the signal processDaniel Vetter1-0/+3
2013-06-29tests/gem_cpu_concurrent_blit: stop signal helper againDaniel Vetter1-1/+1
2013-06-29tests/gem_cpu_concurrent_blit: Restore lost intel_copy_bo()Chris Wilson1-0/+2
2013-06-29tests/gem_cpu_concurrent_blit: Undo debugging hackChris Wilson1-1/+1
2013-06-29test/gem_(cpu|gtt)_concurrent_blit: Move the set_bo() from create to the testChris Wilson2-7/+17
2013-06-29tests/gem_(cpu|gtt)_concurrent_blit: Restore the old tests and add the new in...Chris Wilson2-6/+80
2013-06-29tests/gem_(cpu|gtt)_concurrent_blit: Enable signalsChris Wilson2-47/+61
2013-06-27tests/gem_lut_handle: Quit when we hit ENOSPCChris Wilson1-1/+5
2013-06-24tests/gem_lut_handle: Simplify creation of broken handlesChris Wilson1-4/+2
2013-06-24tests/kms_flip: Suppress failure from setting modeChris Wilson1-4/+10
2013-06-23m4/ax_python_devel: Update to upstreamBen Widawsky1-2/+2
2013-06-21kms_render: Skip unsupported display configurationsChris Wilson1-4/+7
2013-06-19gem_lut_handle: Print some more information upon failureChris Wilson1-2/+9
2013-06-07quick_dump: vlv mipi dsi register supportJani Nikula2-0/+109
2013-06-07lib: fix drm_fourcc.h include pathImre Deak1-1/+1
2013-06-07gem_lut_handle: Avoid using a valid handle when testing BROKENChris Wilson1-8/+5
2013-06-06list-workarounds: Some workarounds start with WA, not WaDamien Lespiau1-3/+3
2013-06-06tests: add kms_renderImre Deak5-6/+349
2013-06-06lib: refactor kmstest_create_fbImre Deak4-89/+147
2013-06-06lib: add kmstest_get_connector_configImre Deak4-191/+206
2013-06-06lib: use kmstest_cairo_printf_line in paint_markerImre Deak1-50/+14
2013-06-06lib: add kmstest_cairo_printf_lineImre Deak3-67/+86
2013-06-06lib: move connector_type_str and co to drmtestImre Deak4-111/+65
2013-06-05intel_chipset: Adding more reserved PCI IDs for Haswell.Rodrigo Vivi1-4/+51
2013-06-05intel_chipset: Fix Haswell GT3 names.Rodrigo Vivi1-26/+28
2013-06-05gem_lut_handle: Make the error checking explicit for LUT handlingChris Wilson1-19/+21
2013-05-30gem_reg_read: Only check errno after a definite errorChris Wilson1-18/+11
2013-05-28tests/lib: make sure the GPU is idle at test start and exitImre Deak1-1/+26
2013-05-28lib: make sure all rings are idle in gpu_quiescent_gpu()Imre Deak1-0/+16
2013-05-23quick_dump: fix text fileBen Widawsky1-1/+1
2013-05-23lib/intel_mmio: Fix the fixBen Widawsky1-8/+5
generated by cgit v1.2.3 (git 2.39.1) at 2024-12-18 05:20:40 +0000