summaryrefslogtreecommitdiff
path: root/arch/arm64/include/asm/pgtable-hwdef.h
AgeCommit message (Expand)AuthorFilesLines
2023-06-06arm64: add encodings of PIRx_ELx registersJoey Gouly1-0/+8
2022-11-09arm64/mm: Simplify and document pte_to_phys() for 52 bit addressesAnshuman Khandual1-0/+1
2022-07-19arm64/mm: use GENMASK_ULL for TTBR_BADDR_MASK_52Joey Gouly1-2/+1
2022-04-22arm64/mm: Compute PTRS_PER_[PMD|PUD] independently of PTRS_PER_PTEAnshuman Khandual1-2/+2
2022-02-15arm64/mm: Consolidate TCR_EL1 fieldsAnshuman Khandual1-0/+2
2021-06-15arm64/mm: Drop SECTION_[SHIFT|SIZE|MASK]Anshuman Khandual1-7/+0
2021-03-19arm64: mm: use XN table mapping attributes for the linear regionArd Biesheuvel1-0/+6
2021-03-19arm64: mm: add missing P4D definitions and use them consistentlyArd Biesheuvel1-0/+9
2020-11-25kasan: arm64: set TCR_EL1.TBID1 when enabledPeter Collingbourne1-0/+1
2020-10-23Merge tag 'for-linus' of git://git.kernel.org/pub/scm/virt/kvm/kvmLinus Torvalds1-24/+0
2020-09-11arm64/mm: Unify CONT_PMD_SHIFTGavin Shan1-8/+2
2020-09-11arm64/mm: Unify CONT_PTE_SHIFTGavin Shan1-3/+1
2020-09-11arm64/mm: Remove CONT_RANGE_OFFSETGavin Shan1-2/+0
2020-09-11KVM: arm64: Remove unused page-table codeWill Deacon1-18/+0
2020-09-11KVM: arm64: Use generic allocator for hyp stage-1 page-tablesWill Deacon1-6/+0
2020-07-31Merge branch 'for-next/tlbi' into for-next/coreCatalin Marinas1-0/+2
2020-07-31Merge branches 'for-next/misc', 'for-next/vmcoreinfo', 'for-next/cpufeature',...Catalin Marinas1-2/+3
2020-07-30arm64: pgtable-hwdef.h: delete duplicated wordsRandy Dunlap1-2/+2
2020-07-07arm64: Document SW reserved PTE/PMD bits in Stage-2 descriptorsMarc Zyngier1-0/+2
2020-07-03arm64/mm: Redefine CONT_{PTE, PMD}_SHIFTGavin Shan1-8/+8
2020-07-02arm64/crash_core: Export TCR_EL1.T1SZ in vmcoreinfoBhupesh Sharma1-0/+1
2020-05-28Merge branch 'for-next/bti' into for-next/coreWill Deacon1-0/+1
2020-04-28KVM: arm64: Drop PTE_S2_MEMATTR_MASKZenghui Yu1-1/+0
2020-03-16arm64: Basic Branch Target Identification supportDave Martin1-0/+1
2020-01-22Merge branches 'for-next/acpi', 'for-next/cpufeatures', 'for-next/csum', 'for...Will Deacon1-0/+3
2020-01-15arm64: Add initial support for E0PDMark Brown1-0/+2
2020-01-08arm64: hibernate: add PUD_SECT_RDONLYPavel Tatashin1-0/+1
2019-11-06arm64: mm: Remove MAX_USER_VA_BITS definitionBhupesh Sharma1-1/+1
2019-08-09arm64: mm: Introduce 52-bit Kernel VAsSteve Capper1-1/+1
2019-07-08Merge tag 'arm64-upstream' of git://git.kernel.org/pub/scm/linux/kernel/git/a...Linus Torvalds1-2/+1
2019-06-26arm64/mm: Drop [PTE|PMD]_TYPE_FAULTAnshuman Khandual1-2/+0
2019-06-19treewide: Replace GPLv2 boilerplate/reference with SPDX - rule 234Thomas Gleixner1-12/+1
2019-06-03arm64/mm: Move PTE_VALID from SW defined to HW page table entry definitionsAnshuman Khandual1-0/+1
2019-02-28arm64: Add workaround for Fujitsu A64FX erratum 010001Zhang Lei1-0/+1
2018-12-28kasan, arm64: enable top byte ignore for the kernelAndrey Konovalov1-0/+1
2018-12-26Merge tag 'for-linus' of git://git.kernel.org/pub/scm/virt/kvm/kvmLinus Torvalds1-0/+4
2018-12-18KVM: arm64: Add support for creating PUD hugepages at stage 2Punit Agrawal1-0/+2
2018-12-18KVM: arm64: Support PUD hugepage in stage2_is_exec()Punit Agrawal1-0/+2
2018-12-12arm64: mm: Introduce MAX_USER_VA_BITS definitionWill Deacon1-5/+1
2018-12-10Merge branch 'kvm/cortex-a76-erratum-1165522' into aarch64/for-next/coreWill Deacon1-0/+4
2018-12-10arm64: Kconfig: Re-jig CONFIG options for 52-bit VAWill Deacon1-2/+2
2018-12-10arm64: mm: Offset TTBR1 to allow 52-bit PTRS_PER_PGDSteve Capper1-0/+10
2018-12-10arm64: Add TCR_EPD{0,1} definitionsMarc Zyngier1-0/+4
2018-09-18arm64: mm: Support Common Not Private translationsVladimir Murzin1-0/+2
2018-03-06arm64: kaslr: Set TCR_EL1.NFD1 when CONFIG_RANDOMIZE_BASE=yWill Deacon1-0/+1
2018-02-10Merge tag 'kvm-4.16-1' of git://git.kernel.org/pub/scm/virt/kvm/kvmLinus Torvalds1-0/+2
2018-01-16arm64: Correct type for PUD macrosPunit Agrawal1-3/+3
2018-01-08arm64: KVM: PTE/PMD S2 XN bit definitionMarc Zyngier1-0/+2
2017-12-22Merge branch 'for-next/52-bit-pa' into for-next/coreCatalin Marinas1-1/+24
2017-12-22arm64: handle 52-bit physical addresses in page table entriesKristina Martsenko1-2/+4
generated by cgit v1.2.3 (git 2.39.1) at 2024-12-11 08:55:40 +0000