summaryrefslogtreecommitdiff
path: root/Documentation/ABI/testing/sysfs-bus-cxl
AgeCommit message (Expand)AuthorFilesLines
2023-10-31Merge branch 'for-6.7/cxl-commited' into cxl/nextDan Williams1-0/+15
2023-10-27cxl: Export QTG ids from CFMWS to sysfs as qos_class attributeDave Jiang1-0/+15
2023-10-27cxl: Add decoders_committed sysfs attribute to cxl_portDave Jiang1-0/+15
2023-07-28cxl/memdev: Only show sanitize sysfs files when supportedDavidlohr Bueso1-2/+4
2023-07-28cxl/memdev: Improve sanitize ABI descriptionsDavidlohr Bueso1-2/+11
2023-06-25Merge branch 'for-6.5/cxl-fwupd' into for-6.5/cxlDan Williams1-0/+11
2023-06-25cxl: add a firmware update mechanism using the sysfs firmware loaderVishal Verma1-0/+11
2023-06-25cxl/mem: Support Secure EraseDavidlohr Bueso1-0/+10
2023-06-25cxl/mem: Wire up Sanitization supportDavidlohr Bueso1-2/+19
2023-06-25cxl/mem: Introduce security state sysfs fileDavidlohr Bueso1-0/+10
2023-04-23cxl/memdev: Add trigger_poison_list sysfs attributeAlison Schofield1-0/+14
2023-02-10cxl/region: Add volatile region creation supportDan Williams1-11/+11
2023-02-10cxl/region: Support empty uuids for non-pmem regionsDan Williams1-1/+2
2023-02-10cxl/region: Add a mode attribute for regionsDan Williams1-0/+11
2023-02-10cxl/Documentation: Update references to attributes added in v6.0Dan Williams1-15/+15
2023-01-25cxl/port: Link the 'parent_dport' in portX/ and endpointX/ sysfsDan Williams1-0/+15
2022-07-25cxl/hdm: Commit decoder state to hardwareDan Williams1-0/+16
2022-07-25cxl/region: Enable the assignment of endpoint decoders to regionsDan Williams1-0/+19
2022-07-25cxl/region: Allocate HPA capacity to regionsDan Williams1-0/+29
2022-07-25cxl/region: Add interleave geometry attributesBen Widawsky1-0/+21
2022-07-25cxl/region: Add a 'uuid' attributeBen Widawsky1-0/+10
2022-07-21cxl/region: Add region creation supportBen Widawsky1-0/+25
2022-07-21cxl/hdm: Add sysfs attributes for interleave ways + granularityBen Widawsky1-0/+27
2022-07-21cxl/hdm: Add support for allocating DPA to an endpoint decoderDan Williams1-1/+36
2022-07-21cxl/hdm: Add 'mode' attribute to decoder objectsDan Williams1-0/+16
2022-07-19Documentation/cxl: Use a double line break between entriesDan Williams1-0/+16
2022-07-19cxl/port: Read CDAT tableIra Weiny1-0/+10
2022-07-09cxl/Documentation: List attribute permissionsDan Williams1-40/+41
2022-02-08cxl/mem: Add the cxl_mem driverBen Widawsky1-0/+9
2022-02-08cxl/memdev: Add numa_node attributeDan Williams1-0/+9
2022-02-08cxl/pci: Emit device serial numberDan Williams1-0/+9
2022-02-08cxl/core: Emit modalias for CXL devicesDan Williams1-0/+9
2021-06-09cxl/acpi: Introduce cxl_decoder objectsDan Williams1-0/+70
2021-06-09cxl/acpi: Add downstream port data to cxl_port instancesDan Williams1-0/+13
2021-06-09cxl/acpi: Introduce the root of a cxl_port topologyDan Williams1-0/+20
2021-02-16cxl/mem: Register CXL memX devicesDan Williams1-0/+26
generated by cgit v1.2.3 (git 2.39.1) at 2024-11-23 10:36:37 +0000