summaryrefslogtreecommitdiff
AgeCommit message (Collapse)AuthorFilesLines
2017-05-14WIP amd/addrtooladdrtoolNicolai Hähnle3-0/+725
2017-05-14radv: use ac_compute_surfaceNicolai Hähnle1-385/+6
2017-05-14radv: use amdgpu_addr_createNicolai Hähnle4-158/+5
2017-05-14radv: stop using radv_amdgpu_winsys::familyNicolai Hähnle2-2/+2
2017-05-14radv: use ac_gpu_infoNicolai Hähnle5-229/+13
2017-05-14radv: remove radeon_info::nameNicolai Hähnle3-30/+27
2017-05-14radv: use ac_surface data structuresNicolai Hähnle8-153/+81
This is mostly mechanical changes of renaming types and introducing "legacy" everywhere. It doesn't use the ac_surface computation functions yet.
2017-05-14radv: rename radeon_surf::bo_{size,alignment} to surf_{size,alignment}Nicolai Hähnle3-12/+13
To match radeonsi / ac_surface.
2017-05-14radv: remove unused RADEON_SURF_HAS_SBUFFER_MIPTREENicolai Hähnle2-3/+1
2017-05-14radv: remove radeon_surf_level::nblk_zNicolai Hähnle3-6/+1
We're not using thick tiling modes, so we can just derive the value ourselves.
2017-05-14radv: remove radeon_surf_level::dcc_enabledNicolai Hähnle5-6/+7
Like radeonsi; replace with radeon_surf::num_dcc_levels.
2017-05-14radv: remove radeon_surf_level::pitch_bytesNicolai Hähnle5-13/+3
Like radeonsi. This saves memory, and the information can easily be recomputed on the fly where necessary.
2017-05-14radv: add surface helper variable in radv_GetImageSubresourceLayoutNicolai Hähnle1-6/+7
2017-05-14ac: add missing extern "C" guardsNicolai Hähnle2-0/+16
2017-05-14ac: add radeon_info::num_{sdma,compute}_ringsNicolai Hähnle4-7/+19
Vulkan needs them.
2017-05-14ac: add radeon_surf::htile_slice_sizeNicolai Hähnle2-0/+6
Vulkan needs it.
2017-05-14ac_surface: use radeon_info from ac_gpu_infoNicolai Hähnle4-35/+31
2017-05-14ac/radeonsi: move radeon_info initialization to amd/commonNicolai Hähnle6-240/+292
2017-05-14ac/radeonsi: move struct radeon_info to ac_gpu_info.hNicolai Hähnle2-61/+94
2017-05-14ac/radeonsi: move some aspects of sanity checking to ac_surfaceNicolai Hähnle2-16/+33
2017-05-14ac/radeonsi: add ac_compute_surface to automatically switch gfx6 vs. gfx9Nicolai Hähnle3-20/+24
2017-05-14ac/radeonsi: move the bulk of gfx9_surface_init to ac_surfaceNicolai Hähnle3-415/+394
We can now merge the two *_surface_init functions.
2017-05-14ac/radeonsi: move the bulk of gfx6_surface_init to ac_surfaceNicolai Hähnle3-411/+470
2017-05-14ac/radeonsi: move amdgpu_addr_create to ac_surfaceNicolai Hähnle7-161/+215
2017-05-14ac/radeonsi: move surface definitions to new header ac_surface.hNicolai Hähnle2-147/+179
2017-05-12glsl: include image qualifiers when printing IRNicolai Hähnle1-3/+17
v2: - fix copy&paste errors noted by Samuel - rebase Reviewed-by: Samuel Pitoiset <samuel.pitoiset@gmail.com>
2017-05-12radeonsi: get rid of secondary input/output wordNicolai Hähnle3-47/+13
By keeping track of fewer generics, everything can fit into 64 bits. Tested-by: Dieter Nützel <Dieter@nuetzel-hh.de> Reviewed-by: Marek Olšák <marek.olsak@amd.com>
2017-05-12radeonsi: reduce the number of generics for shader IO unique indicesNicolai Hähnle1-1/+1
This is a high as possible while still allowing to merge the bitfields with the next commit. For OpenGL, 32 would be sufficient. Nine apparently uses (much!) higher indices than. Indices that are out of bound don't hurt for VS-PS pipelines, except that the VS output kill optimization is not applied. Tested-by: Dieter Nützel <Dieter@nuetzel-hh.de> Reviewed-by: Marek Olšák <marek.olsak@amd.com>
2017-05-12radeonsi: at most 8 sets of texture coordinates are supportedNicolai Hähnle1-0/+1
Tested-by: Dieter Nützel <Dieter@nuetzel-hh.de> Reviewed-by: Marek Olšák <marek.olsak@amd.com>
2017-05-12radeonsi: skip generic out/in indices without a shader IO indexNicolai Hähnle2-1/+9
OpenGL uses at most 32 generic outputs/inputs in any stage, and they always have a shader IO index and therefore fit into the outputs_written/ inputs_read/kill_outputs fields. However, Nine uses semantic indices more liberally. We support that in VS-PS pipelines, except that the optimization of killing outputs must be skipped. Tested-by: Dieter Nützel <Dieter@nuetzel-hh.de> Reviewed-by: Marek Olšák <marek.olsak@amd.com>
2017-05-12radeonsi: use SI_MAX_IO_GENERIC instead of magic valuesNicolai Hähnle3-3/+8
Tested-by: Dieter Nützel <Dieter@nuetzel-hh.de> Reviewed-by: Marek Olšák <marek.olsak@amd.com>
2017-05-12glsl: order indices for images inside a struct arraySamuel Pitoiset1-11/+17
ARB_bindless_texture allows images to be declared inside structures. This is similar to samplers. Signed-off-by: Samuel Pitoiset <samuel.pitoiset@gmail.com> Reviewed-by: Timothy Arceri <tarceri@itsqueeze.com>
2017-05-12glsl: add parcel_out_uniform_storage::set_opaque_indices() helperSamuel Pitoiset1-54/+65
In order to sort indices for images inside a struct array we need to do something similar to samplers. Signed-off-by: Samuel Pitoiset <samuel.pitoiset@gmail.com> Reviewed-by: Timothy Arceri <tarceri@itsqueeze.com>
2017-05-11i965: Port 3DSTATE_VF_TOPOLOGY on gen8+ to genxml.Rafael Antognolli4-56/+21
With this last state ported, we can get rid of gen8_draw_upload.c. Signed-off-by: Rafael Antognolli <rafael.antognolli@intel.com> Reviewed-by: Lionel Landwerlin <lionel.g.landwerlin@intel.com>
2017-05-11i965: Port 3DSTATE_INDEX_BUFFER to genxml.Rafael Antognolli5-74/+40
Also make the brw_get_index_type() function not shift its return, since that is genxml's job now. Signed-off-by: Rafael Antognolli <rafael.antognolli@intel.com> Reviewed-by: Lionel Landwerlin <lionel.g.landwerlin@intel.com>
2017-05-11i965: Port brw_cs_state tracked state to genxml.Rafael Antognolli3-164/+145
Emit the respective commands using genxml code. Signed-off-by: Rafael Antognolli <rafael.antognolli@intel.com> Reviewed-by: Lionel Landwerlin <lionel.g.landwerlin@intel.com>
2017-05-11genxml: Add alias for MOCS.Rafael Antognolli5-0/+5
Use an alias for this field on 3DSTATE_INDEX_BUFFER on gen6+, so we can set the same value as the defines. Signed-off-by: Rafael Antognolli <rafael.antognolli@intel.com> Reviewed-by: Lionel Landwerlin <lionel.g.landwerlin@intel.com>
2017-05-11i965/genxml: Mostly style fixes for emit_vertices code.Rafael Antognolli1-25/+17
Several issues were caught on review after the original patch landed. This commit fixes them. v2: - Fix padding (Topi) - Remove .DestinationElementOffset change from this patch (Topi) Signed-off-by: Rafael Antognolli <rafael.antognolli@intel.com> Reviewed-by: Topi Pohjolainen <topi.pohjolainen@intel.com> Reviewed-by: Lionel Landwerlin <lionel.g.landwerlin@intel.com> Reviewed-by: Kenneth Graunke <kenneth@whitecape.org>
2017-05-12r600g: Add defines for per-shader engine settingsGlenn Kennard1-0/+6
Acked-by: Dave Airlie <airlied@redhat.com> Signed-off-by: Glenn Kennard <glenn.kennard@gmail.com>
2017-05-12r600g: Add instruction encoding defines for MEM_RDGlenn Kennard1-0/+30
Acked-by: Dave Airlie <airlied@redhat.com> Signed-off-by: Glenn Kennard <glenn.kennard@gmail.com>
2017-05-12r600g: Add scratch ring register definesGlenn Kennard2-2/+20
Acked-by: Dave Airlie <airlied@redhat.com> Signed-off-by: Glenn Kennard <glenn.kennard@gmail.com>
2017-05-11i965: Drop brw_context::viewport_transform_enable.Kenneth Graunke3-3/+1
This was used by the meta fast clear code. Now that we've switched back to BLORP, it's always true. We might want it back when we add a RECTLIST extension to GL, but that's someday in the future... Reviewed-by: Kristian H. Kristensen <hoegsberg@google.com>
2017-05-11i965: Port Gen4-5 VS_STATE to genxml.Kenneth Graunke8-238/+71
It's actually not that much code. Reviewed-by: Rafael Antognolli <rafael.antognolli@intel.com>
2017-05-11i965: Change GEN_GEN < 7 to GEN_GEN == 6 in 3DSTATE_VS code.Kenneth Graunke1-5/+4
This whole code is surrounded in #if GEN_GEN >= 6, and this code only applies on Sandybridge. So, use GEN_GEN == 6 to reduce the delta in the next patch, when we add Gen4-5 support. Reviewed-by: Rafael Antognolli <rafael.antognolli@intel.com>
2017-05-11genxml: Fix KSPs on Ironlake to be offsets, not pointers.Kenneth Graunke1-8/+8
We use Instruction State Base Address on Ironlake, so we want KSP to be an offset not an actual pointer. Gen4/G45 use pointers. Reviewed-by: Jason Ekstrand <jason@jlekstrand.net>
2017-05-11glsl: simplify set_opaque_binding()Samuel Pitoiset1-21/+20
While we are at it, update the GLSL spec comment. Signed-off-by: Samuel Pitoiset <samuel.pitoiset@gmail.com> Reviewed-by: Timothy Arceri <tarceri@itsqueeze.com>
2017-05-11glsl: add missing check for samplers in set_opaque_binding()Samuel Pitoiset1-0/+2
Like images, this prevents out-of-bound access when the explicit binding layout qualifier is used with an array which contains too much samplers. Signed-off-by: Samuel Pitoiset <samuel.pitoiset@gmail.com> Reviewed-by: Timothy Arceri <tarceri@itsqueeze.com>
2017-05-11mesa: remove useless get_uniform_parameter() declarationSamuel Pitoiset1-3/+0
Signed-off-by: Samuel Pitoiset <samuel.pitoiset@gmail.com> Reviewed-by: Timothy Arceri <tarceri@itsqueeze.com>
2017-05-11mesa: remove unused gl_program_parameter::InitializedSamuel Pitoiset2-2/+0
Signed-off-by: Samuel Pitoiset <samuel.pitoiset@gmail.com> Reviewed-by: Timothy Arceri <tarceri@itsqueeze.com>
2017-05-11gallium/tests: fix build after index buffer changesMarek Olšák16-32/+32
for some reason, only scons can build these. Reviewed-by: Nicolai Hähnle <nicolai.haehnle@amd.com>
generated by cgit v1.2.3 (git 2.39.1) at 2024-11-21 18:34:36 +0000