summaryrefslogtreecommitdiff
path: root/lib/Target/X86
AgeCommit message (Expand)AuthorFilesLines
2015-12-21[Cygwin] Enable TLS as emutls.NAKAMURA Takumi1-0/+6
2015-12-20[X86] Use range-based for loop. NFCCraig Topper1-3/+2
2015-12-20[X86] Prevent constant hoisting for a couple compare immediates that the sele...Craig Topper1-1/+13
2015-12-17[X86] Use push-pop for materializing small constants under 'minsize'Hans Wennborg5-4/+76
2015-12-17[X86] Add option for enabling LEA optimization pass, by Andrey TuretskyAlexey Bataev1-1/+5
2015-12-16[X86] Improve shift combiningMichael Kuperstein1-0/+57
2015-12-15[WinEH] Make llvm.x86.seh.recoverfp work on x64Reid Kleckner2-13/+23
2015-12-15Fix "Not having LAHF/SAHF" assert.Hans Wennborg1-1/+2
2015-12-15[x86] inline calls to fmaxf / llvm.maxnum.f32 using maxss (PR24475)Sanjay Patel1-0/+52
2015-12-15[WinEH] Remove unused intrinsic llvm.x86.seh.restoreframeReid Kleckner3-69/+5
2015-12-15[X86] MOVPC32r should only emit CFI adjustments when neededMichael Kuperstein1-4/+5
2015-12-15[X86] Smaller code for materializing 32-bit 1 and -1 constantsHans Wennborg2-5/+59
2015-12-15[x86] adding PKU feature flagAsaf Badouh4-0/+9
2015-12-15Type legalizer for masked gather and scatter intrinsics.Elena Demikhovsky2-34/+177
2015-12-15[X86] Add relaxtion logic for SBB instructions.Quentin Colombet1-0/+8
2015-12-14[X86] Add relaxtion logic for ADC instructions.Quentin Colombet1-0/+8
2015-12-14[X86] Part 2 to fix x86-64 fp128 calling convention.Chih-Hung Hsieh6-20/+116
2015-12-14Save several std::string constructions using llvm::Twine.Yaron Keren1-9/+6
2015-12-13[X86][inline asm] support even directive Michael Zuckerman1-1/+22
2015-12-13Fix line endingsSimon Pilgrim1-14/+14
2015-12-12[X86][AVX512] Added support for VMOVQ shuffle commentsSimon Pilgrim1-12/+14
2015-12-12[IR] Reformulate LLVM's EH funclet IRDavid Majnemer1-5/+19
2015-12-12[X86ISelLowering] Add additional support for multiplication-to-shift conversion.Chen Li1-3/+25
2015-12-12Revert rL255391: [X86ISelLowering] Add additional support for multiplication-...Chen Li1-26/+3
2015-12-11[X86ISelLowering] Add additional support for multiplication-to-shift conversion.Chen Li1-3/+26
2015-12-11CodeGen: Redo analyzePhysRegs() and computeRegisterLiveness()Matthias Braun1-15/+10
2015-12-11Start replacing vector_extract/vector_insert with extractelt/inserteltMatt Arsenault4-44/+44
2015-12-11[X86][SSE] Update the cost table for integer-integer conversions on SSE2/SSE4.1.Cong Hou1-2/+79
2015-12-10[X86] Fix a couple cases were bitwise and logical operations were being mixed...Craig Topper2-2/+2
2015-12-09[X86] Enable shrink-wrapping by default, but keep it disabled for stack framesQuentin Colombet2-0/+9
2015-12-09X86-FMA3: Defined the ExeDomain property for Scalar FMA3 opcodes.Vyacheslav Klochkov1-0/+3
2015-12-08[X86][AVX] Fold loads + splats into broadcast instructionsSimon Pilgrim1-0/+15
2015-12-08X86: produce more friendly errors during MachO relocation handlingTim Northover1-32/+60
2015-12-07don't repeat function names in comments; NFCSanjay Patel1-30/+23
2015-12-07remove redundant check: optForSize() includes a check for the minsize attribu...Sanjay Patel1-3/+1
2015-12-07VX-512: Fixed a bug in FP logic operation loweringElena Demikhovsky3-20/+38
2015-12-07AVX-512: Fixed masked load / store instruction selection for KNL.Elena Demikhovsky2-27/+105
2015-12-07AVX-512: implement kunpck intrinsics.Igor Breger3-28/+43
2015-12-07[X86] Adding support for FWORD type for MS inline asmMarina Yatsina1-0/+1
2015-12-06[X86] Add support for loopz, loopnz for Intel syntaxMarina Yatsina1-2/+2
2015-12-06[X86][AVX512] add vmovss/sd missing encoding Asaf Badouh2-39/+50
2015-12-06[X86] Always generate precise CFA adjustments.Michael Kuperstein3-12/+18
2015-12-06AVX512: support AVX512BW Intrinsic in 32bit mode.Igor Breger1-51/+77
2015-12-05[X86][ADX] Added memory folding patterns and stack folding testsSimon Pilgrim1-0/+6
2015-12-05Replace uint16_t with the MCPhysReg typedef in many places. A lot of physical...Craig Topper1-3/+3
2015-12-05[X86][FMA4] Explicitly set the domain of FMA4 float/double scalar instructionsSimon Pilgrim1-29/+32
2015-12-04Add FeatureLAHFSAHF to amdfam10 as well.Hans Wennborg1-1/+1
2015-12-04X86: Don't emit SAHF/LAHF for 64-bit targets unless explicitly supportedHans Wennborg6-25/+86
2015-12-04fix formatting; NFCSanjay Patel1-25/+18
2015-12-04[CXX TLS calling convention] Add CXX TLS calling convention.Manman Ren1-0/+8
generated by cgit v1.2.3 (git 2.39.1) at 2024-12-18 08:53:56 +0000