index
:
~nh/llvm
fold-subregs
images
latest
master
mimg
tablegen-name-resolution
wip
Misc LLVM things, mostly radeonsi (AMDGPU)
nh
summary
refs
log
tree
commit
diff
log msg
author
committer
range
path:
root
/
lib
/
Target
/
X86
/
X86Schedule.td
Age
Commit message (
Expand
)
Author
Files
Lines
2014-09-26
[X86][SchedModel] SSE reciprocal square root instruction latencies.
Andrea Di Biagio
1
-6
/
+12
2014-09-09
Add a scheduling model for AMD 16H Jaguar (btver2).
Sanjay Patel
1
-0
/
+2
2014-07-15
Move Post RA Scheduling flag bit into SchedMachineModel
Sanjay Patel
1
-0
/
+1
2014-02-24
[X86][SchedModel] Add missing scheduling model for SSE related instructions.
Quentin Colombet
1
-1
/
+36
2014-01-24
Fix known typos
Alp Toker
1
-1
/
+1
2013-09-13
Adds support for Atom Silvermont (SLM) - -march=slm
Preston Gurd
1
-8
/
+40
2013-06-21
Fix IMULX machine model. Multiple def operands require multiple SchedWrites.
Andrew Trick
1
-0
/
+1
2013-06-15
Update machine models. Specify buffer sizes for OOO processors.
Andrew Trick
1
-3
/
+4
2013-06-15
Machine Model: Add MicroOpBufferSize and resource BufferSize.
Andrew Trick
1
-5
/
+0
2013-05-07
Corrected Atom latencies for SSE SQRT instructions.
Preston Gurd
1
-4
/
+8
2013-03-28
Add the X86 FMAs to the scheduling model.
Nadav Rotem
1
-0
/
+4
2013-03-28
Add the Haswell machine model.
Nadav Rotem
1
-0
/
+1
2013-03-26
Enable SandyBridgeModel for all modern Intel P6 descendants.
Jakob Stoklund Olesen
1
-0
/
+1
2013-03-25
Remove IIC_DEFAULT from X86Schedule.td
Jakob Stoklund Olesen
1
-1
/
+0
2013-03-21
Add a WriteMicrocoded for ancient microcoded instructions.
Jakob Stoklund Olesen
1
-0
/
+3
2013-03-20
Add a catch-all WriteSystem SchedWrite type.
Jakob Stoklund Olesen
1
-0
/
+3
2013-03-19
Annotate X86InstrCompiler.td with SchedRW lists.
Jakob Stoklund Olesen
1
-0
/
+4
2013-03-16
Define more SchedWrites for annotating X86 instructions.
Jakob Stoklund Olesen
1
-11
/
+57
2013-03-14
Prepare for adding InstrSchedModel annotations to X86 instructions.
Jakob Stoklund Olesen
1
-0
/
+26
2013-01-09
MIsched: add an ILP window property to machine model.
Andrew Trick
1
-0
/
+5
2012-07-07
I'm introducing a new machine model to simultaneously allow simple
Andrew Trick
1
-9
/
+7
2012-06-05
X86 itinerary properties.
Andrew Trick
1
-1
/
+23
2012-06-05
whitespace
Andrew Trick
1
-4
/
+1
2012-05-11
Added X86 Atom latencies to X86InstrMMX.td.
Preston Gurd
1
-0
/
+36
2012-05-10
Added X86 Atom latencies for instructions in X86InstrInfo.td.
Preston Gurd
1
-0
/
+64
2012-05-04
Adds Intel Atom scheduling latencies to X86InstrSystem.td.
Preston Gurd
1
-0
/
+53
2012-05-02
This patch continues the work of adding instruction latencies for X86 Atom,
Preston Gurd
1
-0
/
+38
2012-03-19
This patch adds X86 instruction itineraries for non-pseudo opcodes in
Preston Gurd
1
-0
/
+11
2012-02-29
Intel Atom instruction itineraries for mov sign extension and mov zero extens...
Andrew Trick
1
-0
/
+11
2012-02-27
This patch adds instruction latencies for the SSE instructions
Preston Gurd
1
-0
/
+136
2012-02-18
Emacs-tag and some comment fix for all ARM, CellSPU, Hexagon, MBlaze, MSP430,...
Jia Liu
1
-1
/
+1
2012-02-01
Instruction scheduling itinerary for Intel Atom.
Andrew Trick
1
-0
/
+115