index
:
~nh/llvm
fold-subregs
images
latest
master
mimg
tablegen-name-resolution
wip
Misc LLVM things, mostly radeonsi (AMDGPU)
nh
summary
refs
log
tree
commit
diff
log msg
author
committer
range
path:
root
/
lib
/
Target
/
X86
/
X86InstrArithmetic.td
Age
Commit message (
Expand
)
Author
Files
Lines
2015-10-11
[X86] Fix CMP and TEST with al/ax/eax/rax to not mark EFLAGS as a use or al/a...
Craig Topper
1
-27
/
+34
2015-08-11
[X86] Allow merging of immediates within a basic block for code size savings
Michael Kuperstein
1
-4
/
+4
2015-03-31
Fix the operand encoding in the test instruction.
Rafael Espindola
1
-4
/
+4
2015-01-08
[X86] Don't print 'dword ptr' or 'qword ptr' on the operand to some of the LE...
Craig Topper
1
-2
/
+2
2015-01-06
[X86] Make isel select the 2-byte register form of INC/DEC even in non-64-bit...
Craig Topper
1
-72
/
+42
2015-01-05
[X86] Remove the predicates from the register forms of the 2-byte inc and dec...
Craig Topper
1
-43
/
+22
2014-12-29
[X86] Fix some cases where some 8-bit instructions were marked as being conve...
Craig Topper
1
-18
/
+24
2014-12-29
[X86] Add the 0x82 instructions to the disassebmler. They are identical in fu...
Craig Topper
1
-6
/
+35
2014-12-29
[x86] Refactor some tablegen instruction info classes slightly to prepare for...
Craig Topper
1
-29
/
+28
2014-12-29
[x86] Remove unused classes from tablegen instruction info.
Craig Topper
1
-23
/
+0
2014-12-18
[X86] Remove unnecessary 'In64BitMode' predicate for instructions that alread...
Craig Topper
1
-14
/
+11
2014-12-04
[X86] Clean up whitespace as well as minor coding style
Michael Liao
1
-1
/
+1
2014-11-26
Replace neverHasSideEffects=1 with hasSideEffects=0 in all .td files.
Craig Topper
1
-8
/
+8
2014-08-21
[x86] Broadwell: ADOX/ADCX. Added _addcarryx_u{32|64} intrinsics to LLVM.
Robert Khasanov
1
-20
/
+28
2014-07-10
[X86] Mark pseudo instruction TEST8ri_NOEREX as hasSIdeEffects=0.
Akira Hatanaka
1
-2
/
+4
2014-02-18
Add an x86 prefix encoding for instructions that would decode to a different ...
Craig Topper
1
-2
/
+2
2014-02-02
Merge x86 HasOpSizePrefix/HasOpSize16Prefix into a 2-bit OpSize field with 0 ...
Craig Topper
1
-75
/
+69
2014-01-30
[x86] Fix signed relocations for i64i32imm operands
David Woodhouse
1
-9
/
+9
2014-01-17
Switch a few instructions to use RI instead I so they don't require REX_W to ...
Craig Topper
1
-8
/
+8
2014-01-15
Add OpSize16 to the two byte forms of INC/DEC that we only use in 64-bit mode...
Craig Topper
1
-5
/
+5
2014-01-14
Separate the concept of 16-bit/32-bit operand size controlled by 0x66 prefix ...
Craig Topper
1
-4
/
+4
2014-01-08
[x86] Add OpSize16 to instructions that need it
David Woodhouse
1
-31
/
+40
2014-01-05
Use new ForceDisassemble flag on the 2-byte forms of INC/DEC for 32-bit mode ...
Craig Topper
1
-2
/
+3
2014-01-05
Add a new x86 specific instruction flag to force some isCodeGenOnly instructi...
Craig Topper
1
-0
/
+2
2013-12-20
[x86] Rename In32BitMode predicate to Not64BitMode
Eric Christopher
1
-13
/
+13
2013-10-07
Add disassembler support for long encodings for INC/DEC in 32-bit mode.
Craig Topper
1
-1
/
+15
2013-09-13
Adds support for Atom Silvermont (SLM) - -march=slm
Preston Gurd
1
-28
/
+40
2013-07-31
Changed register names (and pointer keywords) to be lower case when using Int...
Craig Topper
1
-16
/
+16
2013-06-21
Fix IMULX machine model. Multiple def operands require multiple SchedWrites.
Andrew Trick
1
-4
/
+4
2013-06-11
Correct the def registers for the 8bit x86 divide instructions to
Eric Christopher
1
-4
/
+4
2013-05-29
X86: Fix Defs/Uses for insts that imp-def/imp-use both an A-register and EFLAGS.
Ahmed Bougacha
1
-66
/
+74
2013-03-26
Annotate the remaining x86 instructions with SchedRW lists.
Jakob Stoklund Olesen
1
-2
/
+2
2013-03-20
Annotate remaining IIC_BIN_* instructions.
Jakob Stoklund Olesen
1
-5
/
+10
2013-03-18
Annotate X86 arithmetic instructions with SchedRW lists.
Jakob Stoklund Olesen
1
-60
/
+112
2013-02-14
added basic support for Intel ADX instructions
Kay Tiong Khoo
1
-0
/
+46
2013-02-01
Two changes relevant to LEA and x32:
David Sehr
1
-2
/
+2
2013-01-07
Remove # from the beginning and end of def names.
Craig Topper
1
-123
/
+123
2013-01-05
Recommit r171461 which was incorrectly reverted. Mark DIV/IDIV instructions h...
Craig Topper
1
-1
/
+1
2013-01-03
Revert "Mark DIV/IDIV instructions hasSideEffects=1 because they can trap whe...
Michael Gottesman
1
-1
/
+1
2013-01-03
Mark DIV/IDIV instructions hasSideEffects=1 because they can trap when dividi...
Craig Topper
1
-1
/
+1
2012-12-27
Mark the divide instructions as hasSideEffects=0.
Craig Topper
1
-0
/
+2
2012-12-27
Add hasSideEffects=0 to CMP*rr_REV.
Craig Topper
1
-0
/
+1
2012-12-26
Mark the AL/AX/EAX forms of the basic arithmetic operations has never having ...
Craig Topper
1
-43
/
+44
2012-12-26
Mark all the _REV instructions as not having side effects. They aren't really...
Craig Topper
1
-0
/
+1
2012-12-17
Simplify BMI ANDN matching to use patterns instead of a DAG combine. Also add...
Craig Topper
1
-2
/
+13
2012-08-08
X86: enable CSE between CMP and SUB
Manman Ren
1
-0
/
+2
2012-07-18
X86: remove redundant cmp against zero.
Manman Ren
1
-1
/
+1
2012-07-06
X86: peephole optimization to remove cmp instruction
Manman Ren
1
-0
/
+2
2012-06-03
Revert r157831
Manman Ren
1
-2
/
+0
2012-06-01
X86: peephole optimization to remove cmp instruction
Manman Ren
1
-0
/
+2
[next]