index
:
~nh/llvm
fold-subregs
images
latest
master
mimg
tablegen-name-resolution
wip
Misc LLVM things, mostly radeonsi (AMDGPU)
nh
summary
refs
log
tree
commit
diff
log msg
author
committer
range
path:
root
/
lib
/
Target
/
R600
Age
Commit message (
Expand
)
Author
Files
Lines
2014-07-21
R600/SI: Store constant initializer data in constant memory
Tom Stellard
16
-27
/
+185
2014-07-21
R600/SI: Add isCFDepth0 Predicate to SALU addc pattern
Tom Stellard
1
-10
/
+16
2014-07-21
R600/SI: Use VALU for i1 XOR
Tom Stellard
2
-5
/
+11
2014-07-21
R600/SI: Use a custom encoding method for simm16 in SOPP branch instructions
Tom Stellard
6
-14
/
+89
2014-07-21
R600/SI: Rename SOPP operands to match the encoding fields
Tom Stellard
2
-19
/
+19
2014-07-20
SIISelLowering.cpp: Define _USE_MATH_DEFINES to let M_PI provided on MS <cmath>.
NAKAMURA Takumi
1
-0
/
+6
2014-07-20
R600: Remove unused function
Matt Arsenault
4
-11
/
+1
2014-07-20
R600/SI: Remove dead code and add missing tests.
Matt Arsenault
1
-14
/
+0
2014-07-19
Revert accidentally committed r213459
Matt Arsenault
1
-3
/
+1
2014-07-19
XXX - Increase unroll threshold
Matt Arsenault
1
-1
/
+3
2014-07-19
R600/SI: implement range reduction for sin/cos
Matt Arsenault
4
-12
/
+33
2014-07-19
R600: Implement a few simple TTI queries.
Matt Arsenault
1
-0
/
+24
2014-07-18
R600: support fpext/fptrunc operations to and from f16.
Tim Northover
1
-0
/
+4
2014-07-18
R600: support f16 -> f64 conversion intrinsic.
Tim Northover
1
-0
/
+2
2014-07-18
R600: Implement TTI:getPopcntSupport
Matt Arsenault
2
-2
/
+12
2014-07-17
Fix typos
Matt Arsenault
1
-3
/
+3
2014-07-17
CodeGen: extend f16 conversions to permit types > float.
Tim Northover
1
-2
/
+2
2014-07-17
Use range for
Matt Arsenault
1
-6
/
+4
2014-07-17
R600: Short circuit alloca check if address space isn't private.
Matt Arsenault
1
-1
/
+1
2014-07-15
R600/SI: Allow using f32 rcp / rsq when denormals not handled.
Matt Arsenault
3
-10
/
+31
2014-07-15
R600/SI: Fix select on i1
Matt Arsenault
1
-0
/
+3
2014-07-15
R600/SI: Implement less wrong f32 fdiv
Matt Arsenault
3
-7
/
+83
2014-07-15
R600: Add predicate for UnsafeFPMath
Matt Arsenault
1
-0
/
+1
2014-07-15
R600: Remove intrinsics that appear to be unused
Matt Arsenault
1
-3
/
+0
2014-07-15
R600: Implement zero undef variants of ctlz/cttz
Jan Vesely
3
-0
/
+17
2014-07-15
Prune Redundant libdeps in CMake's target_link_libraries and LLVMBuild.txt.
NAKAMURA Takumi
1
-1
/
+1
2014-07-15
R600: Add dag combine for copy of an illegal type.
Matt Arsenault
2
-1
/
+56
2014-07-14
R600: Add denormal handling subtarget features.
Matt Arsenault
5
-4
/
+56
2014-07-14
R600/SI: Default to no single precision denormals.
Matt Arsenault
1
-1
/
+9
2014-07-13
Remove unused include
Matt Arsenault
1
-1
/
+0
2014-07-13
R600: Use range for and fix missing consts.
Matt Arsenault
2
-29
/
+20
2014-07-13
R600: Make ShaderType private
Matt Arsenault
9
-34
/
+45
2014-07-13
R600: Add option to disable promote alloca
Matt Arsenault
4
-5
/
+24
2014-07-11
R600/SI: Use i32 vectors for resources and samplers
Marek Olsak
2
-5
/
+5
2014-07-11
R600/SI: add sample and image intrinsics exposing all instruction fields
Marek Olsak
2
-48
/
+192
2014-07-11
R600/SI: fix shadow mapping for 1D and 2D array textures
Marek Olsak
1
-1
/
+1
2014-07-10
R600: Implement float to long/ulong
Jan Vesely
3
-2
/
+18
2014-07-10
R600/SI: Add support for llvm.convert.{to|from}.fp16
Matt Arsenault
1
-2
/
+6
2014-07-07
R600: Fix mishandling of load / store chains.
Matt Arsenault
3
-36
/
+90
2014-07-07
Fix typo, weird indentation
Matt Arsenault
1
-2
/
+4
2014-07-05
Use cast<> instead of dyn_cast + assert
Matt Arsenault
1
-2
/
+1
2014-07-05
Fix grammar
Matt Arsenault
1
-1
/
+1
2014-07-03
[codegen,aarch64] Add a target hook to the code generator to control
Chandler Carruth
2
-3
/
+9
2014-07-02
R600: Add a comment that llvm.AMDGPU.trunc is a legacy intrinsic
Tom Stellard
1
-1
/
+1
2014-07-02
R600/SI: Use a ComplexPattern for ADDR64 addressing of MUBUF loads
Tom Stellard
2
-37
/
+35
2014-07-02
R600: Promote i64 loads to v2i32
Tom Stellard
3
-7
/
+12
2014-07-02
R600/SI: Adjsut SGPR live ranges before register allocation
Tom Stellard
4
-0
/
+118
2014-07-02
R600/SI: Add verifier check for immediates in register operands.
Tom Stellard
4
-2
/
+33
2014-07-02
R600: Fix crashes when an illegal type load or store is not handled.
Matt Arsenault
1
-2
/
+6
2014-06-30
R600: Move mul combine to separate function
Matt Arsenault
2
-28
/
+35
[next]