summaryrefslogtreecommitdiff
path: root/lib/Target/PowerPC/PPCRegisterInfo.td
AgeCommit message (Expand)AuthorFilesLines
2014-04-04[PowerPC] Add a full condition code register to make the "cc" clobber workHal Finkel1-0/+12
2014-03-29[PowerPC] Add subregister classes for f64 VSX valuesHal Finkel1-6/+30
2014-03-26[PowerPC] Add v2i64 as a legal VSX typeHal Finkel1-3/+3
2014-03-13[PowerPC] Initial support for the VSX instruction setHal Finkel1-0/+43
2014-02-28Add CR-bit tracking to the PowerPC backend for i1 valuesHal Finkel1-7/+6
2013-07-17PPC: Add base-pointer support to builtin setjmp/longjmpHal Finkel1-2/+6
2013-07-02Cleanup PPC Altivec registers in CSR lists and improve VRSAVE handlingHal Finkel1-1/+1
2013-05-31Make SubRegIndex size mandatory, following r183020.Ahmed Bougacha1-5/+5
2013-03-27Print PPC ZERO as 0 (not r0) even on DarwinHal Finkel1-2/+2
2013-03-27Remove the link register from the GPR classes on PowerPC.Bill Schmidt1-2/+2
2013-03-26Restore real bit lengths on PPC register numbersHal Finkel1-12/+12
2013-03-26PPC: Use HWEncoding and TRI->getEncodingValueHal Finkel1-13/+13
2013-03-21Remove the G8RC_NOX0_and_GPRC_NOR0 PPC register classHal Finkel1-2/+3
2013-03-21Correct PPC FRAMEADDR lowering using a pseudo-registerHal Finkel1-2/+6
2013-03-19Prepare to make r0 an allocatable register on PPCHal Finkel1-0/+9
2013-01-25More cleanup of PPC register definitions.Hal Finkel1-64/+8
2013-01-24Start cleanup of PPC register definitions using foreach loops.Hal Finkel1-65/+7
2012-06-08Mark the PPC CTRRC and CTRRC8 register classes as non-allocatable.Hal Finkel1-2/+10
2012-05-04Remove the SubRegClasses field from RegisterClass descriptions.Jakob Stoklund Olesen1-3/+1
2012-02-18Emacs-tag and some comment fix for all ARM, CellSPU, Hexagon, MBlaze, MSP430,...Jia Liu1-3/+3
2011-06-15Use set operations instead of plain lists to enumerate register classes.Jakob Stoklund Olesen1-33/+26
2011-06-09Remove custom allocation order boilerplate that is no longer needed.Jakob Stoklund Olesen1-59/+3
2011-05-30Split ppc dwarf regnums into ppc64 and ppc32 flavours.Rafael Espindola1-140/+140
2011-05-29Dwarf register 0 is r0, remove incorrect entries.Rafael Espindola1-2/+2
2011-05-27Remove DwarfRegNum from the individual bits of the condition register.Rafael Espindola1-32/+32
2011-05-26Fix some dwarf register numbers.Rafael Espindola1-1/+1
2011-01-10Rename TargetFrameInfo into TargetFrameLowering. Also, put couple of FIXMEs a...Anton Korobeynikov1-4/+4
2010-12-18Restore the behavior of frame lowering before my refactoring.Anton Korobeynikov1-4/+6
2010-11-18Move hasFP() and few related hooks to TargetFrameInfo.Anton Korobeynikov1-5/+6
2010-05-26Replace the SubRegSet tablegen class with a less error-prone mechanism.Jakob Stoklund Olesen1-19/+11
2010-05-26Revert "Replace the SubRegSet tablegen class with a less error-prone mechanism."Jakob Stoklund Olesen1-11/+19
2010-05-26Replace the SubRegSet tablegen class with a less error-prone mechanism.Jakob Stoklund Olesen1-19/+11
2010-05-25Remove NumberHack entirely.Jakob Stoklund Olesen1-4/+4
2010-05-24Switch SubRegSet to using symbolic SubRegIndicesJakob Stoklund Olesen1-8/+12
2010-05-24Replace the tablegen RegisterClass field SubRegClassList with an alist-like dataJakob Stoklund Olesen1-1/+1
2010-05-24Add SubRegIndex defs to PowerPC. It looks like the CR subregister indices areJakob Stoklund Olesen1-0/+7
2010-02-16Really reserve R2 on PPC Darwin. PR 6314.Dale Johannesen1-8/+4
2009-09-18Model the carry bit on ppc32. Without this we couldDale Johannesen1-0/+8
2009-08-15Add support for the PowerPC 64-bit SVR4 ABI.Tilmann Scheller1-3/+7
2009-07-03Various small changes related to the Condition Register on PowerPC.Tilmann Scheller1-14/+17
2009-07-03Refactor ABI code in the PowerPC backend.Tilmann Scheller1-1/+1
2009-07-03Implement the SVR4 ABI for PowerPC.Tilmann Scheller1-9/+21
2008-10-29Add a RM pseudoreg for the rounding mode, whichDale Johannesen1-0/+10
2008-07-07Clean up PPC register specification.Evan Cheng1-34/+33
2008-04-30Tail call optimization improvements:Arnold Schwaighofer1-1/+3
2008-03-10Add description of individual bits in CR. This fix PR1765.Nicolas Geoffray1-0/+15
2008-02-26Rename PrintableName to Name.Bill Wendling1-1/+1
2008-02-26Change "Name" to "AsmName" in the target register info. Gee, a refactoring toolBill Wendling1-1/+1
2008-02-24Some platforms use the same name for 32-bit and 64-bit registers (likeBill Wendling1-34/+35
2007-12-29Remove attribution from file headers, per discussion on llvmdev.Chris Lattner1-2/+2