summaryrefslogtreecommitdiff
AgeCommit message (Expand)AuthorFilesLines
2018-04-13radeonsi: emit shader pointers before cache flushes & waitsMarek Olšák1-13/+7
2018-04-13radeonsi/gfx9: don't use the workaround for gather4 + stencilMarek Olšák1-2/+11
2018-04-13radeonsi: disable TC-compat HTILE on Tonga and IcelandMarek Olšák1-0/+7
2018-04-13radeonsi: force 2D tiling on VI only when TC-compat HTILE is really enabledMarek Olšák1-9/+7
2018-04-13radeonsi: don't flush HTILE if there is no HTILE clearMarek Olšák1-2/+2
2018-04-13radeonsi: merge 2 identical if statements in si_clearMarek Olšák1-9/+2
2018-04-13radeonsi: don't do GFX-specific texture decompression for computeMarek Olšák1-10/+10
2018-04-13radeonsi: simplify generating the renderer stringMarek Olšák1-11/+8
2018-04-13winsys/amdgpu: allow local BOs on APUsMarek Olšák1-1/+2
2018-04-13getteximage: assume texture image is empty for non defined levelsJuan A. Suarez Romero1-2/+25
2018-04-13gettextureimage: verify cube map is completeJuan A. Suarez Romero1-9/+14
2018-04-13gettextsubimage: verify zoffset and depth are correctJuan A. Suarez Romero1-2/+2
2018-04-13mesa: free debug messages when destroying the debug stateTimothy Arceri1-22/+23
2018-04-13mesa: fix x86 buildsTimothy Arceri1-0/+1
2018-04-12Fix make checkMarek Olšák1-0/+1
2018-04-12Fix scons buildMarek Olšák7-1/+13
2018-04-12mesa: include mtypes.h lessMarek Olšák177-367/+477
2018-04-12mesa: include dispatch.h lessMarek Olšák20-20/+0
2018-04-12radv: Implement VK_EXT_vertex_attribute_divisor.Bas Nieuwenhuizen6-11/+50
2018-04-12ac/surface: Allow S swizzle for displayable surfaces.Bas Nieuwenhuizen1-2/+5
2018-04-12broadcom/vc5: Fix a stray '`' in a comment.Eric Anholt1-1/+1
2018-04-12broadcom/vc5: Update the UABI for in/out syncobjsEric Anholt9-90/+55
2018-04-12broadcom/vc5: Drop the finished_seqno optimization.Eric Anholt2-11/+0
2018-04-12broadcom/vc5: Drop the throttling code.Eric Anholt1-9/+0
2018-04-12broadcom/vc5: Move flush_last_load into load_general, like for stores.Eric Anholt1-28/+29
2018-04-12broadcom/vc5: Rename read_but_not_cleared to loads_pending.Eric Anholt1-13/+13
2018-04-12broadcom/vc5: Refactor the implicit coords/stores_pending logic.Eric Anholt1-23/+13
2018-04-12broadcom/vc5: Emit missing TILE_COORDINATES_IMPLICIT in separate z/s stores.Eric Anholt1-5/+16
2018-04-12broadcom/vc5: Add checks that we don't try to do raw Z+S load/stores.Eric Anholt1-0/+8
2018-04-12broadcom/vc5: Fix MSAA depth/stencil size setup.Eric Anholt1-2/+4
2018-04-12st/va: add VP9 config to enable profile2Leo Liu2-1/+5
2018-04-12radeonsi: use PIPE_FORMAT_P016 format for VP9 profile2Leo Liu1-1/+2
2018-04-12radeon/vcn: add VP9 profile2 supportLeo Liu1-0/+16
2018-04-12vl: add VP9 profile2 supportLeo Liu2-1/+3
2018-04-12st/va: add VP9 config to enable profile0Leo Liu2-1/+5
2018-04-12st/va: parse VP9 uncompressed frame headerLeo Liu3-1/+239
2018-04-12st/va: add slice parameter handling for VP9Leo Liu1-1/+24
2018-04-12st/va: add picture parameter handling for VP9Leo Liu1-1/+51
2018-04-12st/va: add handles for VP9 buffersLeo Liu5-2/+54
2018-04-12st/va: add VP9 picture to contextLeo Liu2-0/+5
2018-04-12radeonsi: cap VP9 support to progressive bufferLeo Liu1-0/+2
2018-04-12radeonsi: cap VP9 support to RavenLeo Liu1-0/+4
2018-04-12radeon/vcn: add VP9 context bufferLeo Liu1-0/+26
2018-04-12radeon/vcn: get VP9 msg bufferLeo Liu2-1/+176
2018-04-12radeon/vcn: fill probability table to prob buffersLeo Liu1-0/+38
2018-04-12radeon/vcn: add VP9 message buffer interfaceLeo Liu1-0/+134
2018-04-12radeon/vcn: add VP9 prob table bufferLeo Liu2-18/+37
2018-04-12vl: add VP9 probability tablesLeo Liu3-1/+588
2018-04-12radeon/vcn: add VP9 dpb buffer sizeLeo Liu1-0/+6
2018-04-12radeon/vcn: add VP9 stream type for decoderLeo Liu2-0/+4
generated by cgit v1.2.3 (git 2.39.1) at 2024-11-23 20:43:59 +0000