summaryrefslogtreecommitdiff
path: root/src/intel
AgeCommit message (Expand)AuthorFilesLines
2024-08-30intel/dev: Update hwconfig => max_threads_per_psd for Xe2Jordan Justen1-2/+6
2024-08-30anv: fix utrace compute timestamp reads on Gfx20Lionel Landwerlin1-4/+23
2024-08-29anv: prefetch samplers when dispatching compute shadersRohan Garg1-0/+1
2024-08-29anv: set correct miplevel for anv_image_hiz_opTapani Pälli1-1/+1
2024-08-29intel/brw: Fix extract_imm for subregion reads of 64-bit immediatesKenneth Graunke1-1/+1
2024-08-29intel/brw: Drop misguided sign extension attempts in extract_imm()Kenneth Graunke1-10/+1
2024-08-28brw: switch mesh/task URB fence prior to EOT to GPULionel Landwerlin1-1/+12
2024-08-28anv: Add full subgroups WA for the shaders with barriers in Breaking LimitSviatoslav Peleshko3-0/+16
2024-08-28anv: Release correct BO in anv_cmd_buffer_set_ray_query_bufferSviatoslav Peleshko1-1/+1
2024-08-28brw,elk: Fix opening flags on dumping shader binariesSviatoslav Peleshko2-2/+2
2024-08-27anv: always use workaround_address, not workaround_boLionel Landwerlin1-8/+2
2024-08-27anv: explicitly disable BT pool allocations at device initLionel Landwerlin1-0/+12
2024-08-25intel/isl: Fix packing of SINT formatsNanley Chery1-1/+1
2024-08-25anv: don't miss workaround for indirect drawsLionel Landwerlin1-5/+6
2024-08-25anv: move conditional render predicate after gfx_flush_stateLionel Landwerlin1-6/+6
2024-08-25anv: optimize CLIP::MaximumVPIndex settingLionel Landwerlin1-18/+15
2024-08-22anv: Larger memory pools for huge shadersIan Romanick1-1/+1
2024-08-22anv: Protect against OOB access to anv_state_pool::bucketsIan Romanick1-0/+10
2024-08-21intel/brw/gfx12.5+: Fix IR of sub-dword atomic LSC operations.Francisco Jerez2-54/+38
2024-08-21intel/brw: Fix Xe2+ SWSB encoding/decoding for DPAS instructionsKenneth Graunke1-9/+29
2024-08-21intel/brw: Pass opcode to brw_swsb_encode/decodeKenneth Graunke4-5/+8
2024-08-21anv: migrate indirect mesh draws to indirect draws on ARL+Rohan Garg1-0/+36
2024-08-21anv: dispatch indirect draws with a count buffer through the XI hardware on ARL+Rohan Garg1-2/+22
2024-08-21anv: refactor indirect draw support into it's own functionRohan Garg1-66/+156
2024-08-21anv,iris: prefix the argument format with XI for a upcoming refactorRohan Garg2-2/+2
2024-08-21anv: program a custom byte stride on Xe2 for indirect drawsRohan Garg1-1/+9
2024-08-21Revert "anv: Disable PAT-based compression on depth images (xe2)"Jianxun Zhang1-13/+0
2024-08-20anv/gfx20: Enable depth buffer write through for multi sampled imagesJosé Roberto de Souza1-4/+7
2024-08-20anv: Add want_hiz_wt_for_image()Nanley Chery1-11/+21
2024-08-20intel/isl/gfx20: Alow hierarchial depth buffer write through for multi sample...José Roberto de Souza2-7/+10
2024-08-20anv: only set 3DSTATE_CLIP::MaximumVPIndex onceLionel Landwerlin2-20/+21
2024-08-20anv: fix extended buffer flags usagesLionel Landwerlin1-4/+14
2024-08-20intel/compiler: Fix indirect offset in GS input read for Xe2+Sagar Ghuge1-6/+9
2024-08-16intel/compiler: Adjust trace ray control field on Xe2Sagar Ghuge1-1/+2
2024-08-16intel/compiler: Ray query requires write-back registerSagar Ghuge1-2/+12
2024-08-14brw/rt: fix ray_object_(direction|origin) for closest-hit shadersLionel Landwerlin1-2/+36
2024-08-14intel/elk: Don't propagate saturate to an instruction that writes flagsIan Romanick1-2/+13
2024-08-14intel/brw: Don't propagate saturate to an instruction that writes flagsIan Romanick1-0/+3
2024-08-14anv: fix a cmd_buffer reference in simple shaderTapani Pälli1-1/+2
2024-08-14anv/blorp: force CC_VIEWPORT reallocation when programming 3DSTATE_VIEWPORT_S...Lionel Landwerlin2-2/+11
2024-08-14intel: fix compute SLM sizes on Xe2 and newerPaulo Zanoni1-4/+4
2024-08-07anv: add missing MEDIA_STATE_FLUSH for internal shadersLionel Landwerlin1-0/+1
2024-08-07intel/dev: Support new topology type with SIMD16 EUsJosé Roberto de Souza2-8/+1
2024-08-06intel/rt: fix terminateOnFirstHit handlingIván Briano1-8/+27
2024-08-06anv: reuse object string for RMV tokenLionel Landwerlin1-10/+5
2024-08-06anv: disable CCS for Source2 games on Xe2Paulo Zanoni2-0/+7
2024-08-06anv: don't expose the compressed memory types when DEBUG_NO_CCSPaulo Zanoni1-2/+2
2024-08-04intel/brw/validate: Convert access mask to be grf basedJordan Justen1-34/+55
2024-08-04intel/brw/validate: Update dst grf crossing check for Xe2Jordan Justen1-2/+4
2024-08-04intel/brw/validate: Simplify grf span validation check by not using a maskJordan Justen1-4/+8
generated by cgit v1.2.3 (git 2.39.1) at 2024-11-21 12:59:24 +0000