index
:
~jjongsma/qemu
vsock
qemu patches for jjongsma
jjongsma
summary
refs
log
tree
commit
diff
log msg
author
committer
range
path:
root
/
target-arm
Age
Commit message (
Expand
)
Author
Files
Lines
2015-11-03
target-arm: Report S/NS status in the CPU debug logs
Peter Maydell
2
-2
/
+21
2015-11-03
target-arm: Bring AArch64 debug CPU display of PSTATE into line with AArch32
Peter Maydell
1
-3
/
+5
2015-11-03
target-arm: Add and use symbolic names for register banks
Soren Brinkmann
4
-39
/
+56
2015-10-28
target-*: Advance pc after recognizing a breakpoint
Richard Henderson
2
-4
/
+10
2015-10-27
target-arm: Add support for S1 + S2 MMU translations
Edgar E. Iglesias
2
-7
/
+32
2015-10-27
target-arm: Route S2 MMU faults to EL2
Edgar E. Iglesias
1
-2
/
+8
2015-10-27
target-arm: Add S2 translation to 32bit S1 PTWs
Edgar E. Iglesias
1
-5
/
+17
2015-10-27
target-arm: Add S2 translation to 64bit S1 PTWs
Edgar E. Iglesias
2
-4
/
+50
2015-10-27
target-arm: Add ARMMMUFaultInfo
Edgar E. Iglesias
3
-14
/
+36
2015-10-27
target-arm: Avoid inline for get_phys_addr
Edgar E. Iglesias
1
-8
/
+8
2015-10-27
target-arm: Add support for S2 page-table protection bits
Edgar E. Iglesias
1
-4
/
+37
2015-10-27
target-arm: Add computation of starting level for S2 PTW
Edgar E. Iglesias
2
-13
/
+126
2015-10-27
target-arm: lpae: Rename granule_sz to stride
Edgar E. Iglesias
1
-15
/
+15
2015-10-27
target-arm: lpae: Replace tsz with computed inputsize
Edgar E. Iglesias
1
-11
/
+11
2015-10-27
target-arm: Add support for AArch32 S2 negative t0sz
Edgar E. Iglesias
1
-1
/
+17
2015-10-27
target-arm: lpae: Move declaration of t0sz and t1sz
Edgar E. Iglesias
1
-2
/
+3
2015-10-27
target-arm: lpae: Make t0sz and t1sz signed integers
Edgar E. Iglesias
1
-2
/
+2
2015-10-27
target-arm: Add HPFAR_EL2
Edgar E. Iglesias
2
-0
/
+13
2015-10-27
target-arm: Add support for SPSR_(ABT|UND|IRQ|FIQ)
Soren Brinkmann
1
-0
/
+16
2015-10-27
target-arm/translate.c: Handle non-executable page-straddling Thumb insns
Peter Maydell
1
-1
/
+44
2015-10-27
target-arm: Fix "no 64-bit EL2" assumption in arm_excp_unmasked()
Peter Maydell
1
-30
/
+52
2015-10-19
Merge remote-tracking branch 'remotes/bonzini/tags/for-upstream' into staging
Peter Maydell
1
-1
/
+1
2015-10-19
kvm: Pass PCI device pointer to MSI routing functions
Pavel Fedin
1
-1
/
+1
2015-10-16
target-arm: Fix CPU breakpoint handling
Sergey Fedorov
4
-21
/
+46
2015-10-16
target-arm: Fix GDB breakpoint handling
Sergey Fedorov
1
-0
/
+6
2015-10-16
target-arm: implement arm_debug_target_el()
Sergey Fedorov
1
-1
/
+16
2015-10-16
target-arm: Add MDCR_EL2
Sergey Fedorov
2
-0
/
+13
2015-10-16
target-arm: Implement AArch64 OSLAR/OSLSR_EL1 sysregs
Davorin Mista
2
-2
/
+24
2015-10-16
target-arm: Avoid calling arm_el_is_aa64() function for unimplemented EL
Sergey Sorokin
2
-5
/
+21
2015-10-16
target-arm: Break the TB after ISB to execute self-modified code correctly
Sergey Sorokin
3
-4
/
+27
2015-10-16
target-arm: Add missing 'static' attribute
Stefan Weil
1
-1
/
+1
2015-10-09
qdev: Protect device-list-properties against broken devices
Markus Armbruster
1
-0
/
+11
2015-10-07
tcg: Remove gen_intermediate_code_pc
Richard Henderson
3
-78
/
+14
2015-10-07
tcg: Pass data argument to restore_state_to_opc
Richard Henderson
1
-4
/
+5
2015-10-07
tcg: Add TCG_MAX_INSNS
Richard Henderson
2
-1
/
+8
2015-10-07
target-*: Drop cpu_gen_code define
Richard Henderson
1
-1
/
+0
2015-10-07
target-arm: Add condexec state to insn_start
Richard Henderson
3
-2
/
+4
2015-10-07
target-*: Introduce and use cpu_breakpoint_test
Richard Henderson
2
-28
/
+29
2015-10-07
target-*: Increment num_insns immediately after tcg_gen_insn_start
Richard Henderson
2
-6
/
+7
2015-10-07
target-*: Unconditionally emit tcg_gen_insn_start
Richard Henderson
2
-8
/
+2
2015-10-07
tcg: Rename debug_insn_start to insn_start
Richard Henderson
2
-2
/
+2
2015-09-25
Merge remote-tracking branch 'remotes/bonzini/tags/for-upstream' into staging
Peter Maydell
1
-2
/
+0
2015-09-25
arm: clarify the use of muldiv64()
Laurent Vivier
1
-6
/
+8
2015-09-25
arm: Remove ELF_MACHINE from cpu.h
Peter Crosthwaite
1
-2
/
+0
2015-09-24
hw/intc: Initial implementation of vGICv3
Pavel Fedin
2
-0
/
+28
2015-09-24
arm_kvm: Do not assume particular GIC type in kvm_arch_irqchip_create()
Pavel Fedin
2
-7
/
+21
2015-09-15
target-arm: Use new revbit functions
Richard Henderson
2
-25
/
+2
2015-09-14
target-arm: Add VMPIDR_EL2
Edgar E. Iglesias
2
-2
/
+25
2015-09-14
target-arm: Break out mpidr_read_val()
Edgar E. Iglesias
1
-1
/
+6
2015-09-14
target-arm: Add VPIDR_EL2
Edgar E. Iglesias
2
-1
/
+42
[next]