summaryrefslogtreecommitdiff
path: root/target-arm/translate.h
diff options
context:
space:
mode:
authorEmilio G. Cota <cota@braap.org>2016-06-27 15:02:16 -0400
committerRichard Henderson <rth@twiddle.net>2016-10-26 08:29:02 -0700
commit05188cc72f0399e99c92f608a8e7ca4c8e552c4b (patch)
tree5592b108f269be1e994ac3138e465d4dbed02977 /target-arm/translate.h
parentf4e6eb7ffeefb3f2e9fff0bbe5eb7c9962c31dcd (diff)
target-arm: remove EXCP_STREX + cpu_exclusive_{test, info}
The exception is not emitted anymore; remove it and the associated TCG variables. Reviewed-by: Alex Bennée <alex.bennee@linaro.org> Signed-off-by: Emilio G. Cota <cota@braap.org> Signed-off-by: Richard Henderson <rth@twiddle.net> Message-Id: <1467054136-10430-31-git-send-email-cota@braap.org>
Diffstat (limited to 'target-arm/translate.h')
-rw-r--r--target-arm/translate.h4
1 files changed, 0 insertions, 4 deletions
diff --git a/target-arm/translate.h b/target-arm/translate.h
index a53f25a407..285e96f087 100644
--- a/target-arm/translate.h
+++ b/target-arm/translate.h
@@ -79,10 +79,6 @@ extern TCGv_env cpu_env;
extern TCGv_i32 cpu_NF, cpu_ZF, cpu_CF, cpu_VF;
extern TCGv_i64 cpu_exclusive_addr;
extern TCGv_i64 cpu_exclusive_val;
-#ifdef CONFIG_USER_ONLY
-extern TCGv_i64 cpu_exclusive_test;
-extern TCGv_i32 cpu_exclusive_info;
-#endif
static inline int arm_dc_feature(DisasContext *dc, int feature)
{