summaryrefslogtreecommitdiff
path: root/test/CodeGen/Thumb2
AgeCommit message (Expand)AuthorFilesLines
2016-05-10ARM: stop emitting blx instructions for most calls on MachO.Tim Northover4-17/+11
2016-05-10Fix PR26655: Bail out if all regs of an inst BUNDLE have the correct kill flagMandeep Singh Grang1-0/+41
2016-04-11ARM: use r7 as the frame-pointer on all MachO targets.Tim Northover1-1/+1
2016-03-29[Codegen] Decrease minimum jump table density.Kyle Butt1-10/+10
2016-03-02ARM: Introduce conservative load/store optimization modeMatthias Braun1-10/+45
2016-02-04[SCEV] Try to reuse existing value during SCEV expansionWei Mi1-1/+0
2016-02-03Revert r259662, which caused regressions on polly tests.Wei Mi1-0/+1
2016-02-03[SCEV] Try to reuse existing value during SCEV expansionWei Mi1-1/+0
2016-01-28Address buildbot fallout from r259065David Majnemer1-4/+4
2016-01-26[MC] Use .p2align instead of .alignDan Gohman2-3/+3
2015-11-20Fix test case label checkBill Seurer1-4/+4
2015-11-19Revert "Change memcpy/memset/memmove to have dest and source alignments."Pete Cooper2-4/+4
2015-11-18Change memcpy/memset/memmove to have dest and source alignments.Pete Cooper2-4/+4
2015-11-18[ARM] Enable shrink-wrapping by default.Quentin Colombet4-8/+11
2015-11-12Revert "[ARM] Enable shrink-wrapping by default."Renato Golin4-11/+8
2015-11-12LegalizeDAG: Fix and improve FCOPYSIGN/FABS legalizationMatthias Braun1-2/+6
2015-11-11[ARM] Enable shrink-wrapping by default.Quentin Colombet4-8/+11
2015-11-10[ARM] Handle t2ADDri in ARMAsmPrinter::EmitUnwindingInstruction.Akira Hatanaka1-0/+11
2015-10-23[ARM] Renaming +t2dsp feature into +dsp, as discussed on llvm-devArtyom Skrobov3-4/+4
2015-10-07[ARM] Use correct half-precision functions in EABI modeOliver Stannard2-3/+3
2015-09-30[ARM][NEON] Use address space in vld([1234]|[234]lane) and vst([1234]|[234]la...Jeroen Ketema4-27/+27
2015-09-18Scaling up values in ARMBaseInstrInfo::isProfitableToIfCvt() before they are ...Cong Hou1-4/+3
2015-09-01Distribute the weight on the edge from switch to default statement to edges g...Cong Hou2-3/+6
2015-07-21ARMLoadStoreOptimizer: Create LDRD/STRD on thumb2Matthias Braun1-4/+2
2015-07-20Revert "ARMLoadStoreOptimizer: Create LDRD/STRD on thumb2"Matthias Braun1-2/+4
2015-07-17ARM: Add scheduling information for LDRLIT instructions to swift scheduling m...Matthias Braun1-2/+10
2015-07-16Arm: Don't define a label twice with two setjmps in a function.Matthias Braun1-0/+89
2015-07-15[SDAG] Optimize unordered comparison in soft-float mode (patch by Anton Nadol...Alexey Bataev2-26/+21
2015-07-14Revert "LegalizeDAG: Fix and improve FCOPYSIGN/FABS legalization"Matthias Braun1-6/+3
2015-07-14LegalizeDAG: Fix and improve FCOPYSIGN/FABS legalizationMatthias Braun1-3/+6
2015-07-10ARMLoadStoreOptimizer: Create LDRD/STRD on thumb2Matthias Braun1-4/+2
2015-06-24ARMLoadStoreOptimizer: Fix errata 602117 handling and make testcase actually ...Matthias Braun1-1/+1
2015-06-17Move the personality function from LandingPadInst to FunctionDavid Majnemer1-23/+23
2015-06-03ARM: Thumb2 LDRD/STRD supports independent input/output regsMatthias Braun1-4/+2
2015-06-02Revert "ARM: Thumb2 LDRD/STRD supports independent input/output regs"Renato Golin1-2/+4
2015-06-01ARM: Thumb2 LDRD/STRD supports independent input/output regsMatthias Braun1-4/+2
2015-05-31ARM: recommit r237590: allow jump tables to be placed as constant islands.Tim Northover2-2/+12
2015-05-21Revert r237590, "ARM: allow jump tables to be placed as constant islands."Peter Collingbourne2-12/+2
2015-05-18ARM: allow jump tables to be placed as constant islands.Tim Northover2-2/+12
2015-05-05Thumb2SizeReduction: Check the correct set of registers for LDMIA.Peter Collingbourne1-1/+1
2015-04-23Thumb2: When applying branch optimizations, visit branches in reverse order.Peter Collingbourne1-0/+54
2015-04-23ARM: When re-creating a branch via InsertBranch, preserve CPSR flags.Peter Collingbourne1-2/+1
2015-04-23Thumb2: When optimizing for size, do not if-convert branches involving compar...Peter Collingbourne3-5/+52
2015-04-23ARM: When spilling extra registers for alignment, prefer low registers on all...Peter Collingbourne3-9/+9
2015-04-16[opaque pointer type] Add textual IR support for explicit type parameter to t...David Blaikie11-42/+42
2015-04-09[ARM] support for Cortex-R4/R4FJaved Absar1-0/+4
2015-03-19Fix a nasty bug in DAGCombine of STORE nodes.Owen Anderson1-3/+3
2015-03-13[opaque pointer type] Add textual IR support for explicit type parameter to g...David Blaikie16-55/+55
2015-03-04Make DataLayout Non-Optional in the ModuleMehdi Amini1-0/+2
2015-02-27[opaque pointer type] Add textual IR support for explicit type parameter to l...David Blaikie64-374/+374
generated by cgit v1.2.3 (git 2.39.1) at 2024-11-29 17:33:31 +0000