summaryrefslogtreecommitdiff
path: root/target-sparc/helper.h
AgeCommit message (Expand)AuthorFilesLines
2012-03-24target-sparc: Add compiler attribute to some functions which don't returnStefan Weil1-1/+1
2012-03-18Sparc: avoid AREG0 for memory access helpersBlue Swirl1-10/+10
2011-11-19Improve "ta 0" shutdownFabien Chouteau1-1/+0
2011-10-26target-sparc: Implement FALIGNDATA inline.Richard Henderson1-1/+0
2011-10-26target-sparc: Implement BMASK/BSHUFFLE.Richard Henderson1-0/+1
2011-10-26target-sparc: Implement ALIGNADDR* inline.Richard Henderson1-1/+0
2011-10-26target-sparc: Implement fpack{16,32,fix}.Richard Henderson1-0/+3
2011-10-26target-sparc: Implement PDIST.Richard Henderson1-0/+1
2011-10-26target-sparc: Do exceptions management fully inside the helpers.Richard Henderson1-2/+0
2011-10-26target-sparc: Make FPU/VIS helpers const when possible.Richard Henderson1-22/+28
2011-10-26target-sparc: Pass float64 parameters instead of dt0/1 temporaries.Richard Henderson1-48/+47
2011-10-26Sparc: avoid AREG0 for division op helpersBlue Swirl1-4/+4
2011-10-26Sparc: avoid AREG0 for softint op helpers and Leon cache controlBlue Swirl1-3/+3
2011-10-26Sparc: avoid AREG0 for CWP and PSTATE helpersBlue Swirl1-16/+16
2011-10-23Sparc: avoid AREG0 for lazy condition code helpersBlue Swirl1-2/+2
2011-10-23Sparc: avoid AREG0 for float and VIS opsBlue Swirl1-86/+86
2011-10-23Sparc: avoid AREG0 for raise_exception and helper_debugBlue Swirl1-2/+2
2011-07-20SPARC64: fix VIS1 SIMD signed compare instructionsTsuneo Saito1-2/+2
2011-05-22Delete unused tb_invalidate_page_rangeBlue Swirl1-1/+0
2011-01-24SPARC: Emulation of Leon3Fabien Chouteau1-0/+1
2010-12-28target-sparc: fix udiv(cc) and sdiv(cc)Aurelien Jarno1-0/+2
2010-05-20target-sparc: Inline some generation of carry for ADDX/SUBX.Richard Henderson1-1/+1
2010-05-19target-sparc: Fix compilation with --enable-debug.Richard Henderson1-1/+1
2010-01-08sparc64: use helper_wrpil to check pending irq on writeIgor V. Kovalenko1-0/+1
2009-05-10Use dynamical computation for condition codesBlue Swirl1-0/+2
2008-11-17TCG variable type checking.pbrook1-109/+101
2008-09-26Implement UA2005 hypervisor trapsblueswir11-2/+0
2008-09-22Add software and timer interrupt supportblueswir11-0/+3
2008-09-21Use the new concat_i32_i64 op for std and stdablueswir11-1/+0
2008-09-10Convert rest of ops using float32 to TCG, remove FT0 and FT1blueswir11-11/+8
2008-09-10Partially convert float128 conversion ops to TCGblueswir11-4/+5
2008-09-10Convert basic 64 bit VIS ops to TCGblueswir11-9/+0
2008-09-10Convert basic 32 bit VIS ops to TCGblueswir11-15/+2
2008-09-10Convert basic float32 ops to TCGblueswir11-18/+29
2008-09-09Implement ldxfsr/stxfsr, fix ld(x)fsr masks, convert to TCGblueswir11-2/+2
2008-08-29Fix Sparc64 boot on i386 host:blueswir11-9/+0
2008-07-19Implement nucleus quad lddablueswir11-0/+1
2008-05-27Move non-op functions from op_helper.c to helper.c and vice versa.blueswir11-0/+1
2008-05-22Register op helpersblueswir11-93/+96
2008-05-12Move prototype back to avoid a compiler warningblueswir11-1/+0
2008-05-10Fix compiler warningsblueswir11-0/+9
2008-05-09CPU feature selection supportblueswir11-20/+2
2008-05-04Complete the TCG conversionblueswir11-0/+7
2008-03-21 Convert align checks to TCGblueswir11-0/+1
2008-03-21 Convert save, restore, saved, restored, and flushw to TCGblueswir11-0/+5
2008-03-21 Convert other float and VIS ops to TCGblueswir11-0/+96
2008-03-18 Convert udiv and sdiv ops to TCGblueswir11-0/+2
2008-03-18 Convert CCR and CWP ops to TCGblueswir11-0/+4
2008-03-18 Convert array8/16/32 and alignaddr to TCGblueswir11-0/+4
2008-03-15 Convert ldfsr and stfsr to TCGblueswir11-0/+1
generated by cgit v1.2.3 (git 2.39.1) at 2024-11-23 17:35:25 +0000