index
:
~fziglio/qemu
master
virgl-spice
Qemu experimental branch
UNKNOWN
summary
refs
log
tree
commit
diff
log msg
author
committer
range
path:
root
/
target-sh4
Age
Commit message (
Expand
)
Author
Files
Lines
2012-04-30
target-sh4: Start QOM'ifying CPU init
Andreas Färber
2
-2
/
+11
2012-04-30
target-sh4: QOM'ify CPU reset
Andreas Färber
2
-21
/
+22
2012-04-30
target-sh4: QOM'ify CPU
Andreas Färber
4
-1
/
+135
2012-04-14
Use uintptr_t for various op related functions
Blue Swirl
1
-8
/
+6
2012-03-14
Rename CPUState -> CPUArchState
Andreas Färber
1
-1
/
+1
2012-03-14
target-sh4: Don't overuse CPUState
Andreas Färber
4
-44
/
+44
2012-03-14
Rename cpu_reset() to cpu_state_reset()
Andreas Färber
1
-2
/
+2
2012-02-28
target-sh4: Clean includes
Stefan Weil
1
-6
/
+0
2012-01-10
target-sh4: ignore ocbp and ocbwb instructions
Aurelien Jarno
1
-11
/
+3
2012-01-07
target-sh4: Fix operands for fipr, ftrv instructions
Stefan Weil
1
-3
/
+3
2011-12-05
Merge remote-tracking branch 'stefanha/trivial-patches' into staging
Anthony Liguori
1
-1
/
+1
2011-12-02
fix spelling in target sub directory
Dong Xu Wang
1
-1
/
+1
2011-11-24
sh_intc: convert interrupt controller to memory API
Benoît Canet
1
-0
/
+3
2011-10-01
softmmu_header: pass CPUState to tlb_fill
Blue Swirl
1
-4
/
+3
2011-08-20
Use glib memory allocation and free functions
Anthony Liguori
1
-1
/
+1
2011-08-07
Remove unused is_softmmu parameter from cpu_handle_mmu_fault
Blue Swirl
3
-4
/
+4
2011-07-30
exec.h cleanup
Blue Swirl
2
-34
/
+3
2011-06-26
Remove exec-all.h include directives
Blue Swirl
3
-3
/
+0
2011-06-26
Move cpu_has_work and cpu_pc_from_tb to cpu.h
Blue Swirl
2
-11
/
+13
2011-06-26
exec.h: fix coding style and change cpu_has_work to return bool
Blue Swirl
1
-2
/
+2
2011-06-26
cpu_loop_exit: avoid using AREG0
Blue Swirl
1
-5
/
+5
2011-04-20
Remove unused function parameter from cpu_restore_state
Stefan Weil
1
-1
/
+1
2011-04-20
Remove unused function parameters from gen_pc_load and rename the function
Stefan Weil
1
-2
/
+1
2011-04-12
target-sh4: get rid of CPU_{Float,Double}U
Aurelien Jarno
2
-158
/
+92
2011-04-10
Fix conversions from pointer to tcg_target_long
Stefan Weil
1
-1
/
+1
2011-03-13
inline cpu_halted into sole caller
Paolo Bonzini
1
-10
/
+0
2011-03-03
target-sh4: move intr_at_halt out of cpu_halted()
Aurelien Jarno
4
-4
/
+4
2011-02-04
target-sh4: fix negc
Aurelien Jarno
1
-2
/
+2
2011-01-26
target-sh4: update PTEH upon MMU exception
Alexandre Courbot
1
-0
/
+4
2011-01-26
sh4: implement missing mmaped TLB read functions
Aurelien Jarno
2
-0
/
+82
2011-01-26
sh4: implement missing mmaped TLB write functions
Aurelien Jarno
2
-3
/
+67
2011-01-25
target-sh4: fix index of address read error exception
Alexandre Courbot
1
-1
/
+1
2011-01-25
target-sh4: fix TLB invalidation code
Alexandre Courbot
1
-2
/
+2
2011-01-16
target-sh4: implement negc using TCG
Aurelien Jarno
3
-17
/
+15
2011-01-16
target-sh4: use rotl/rotr when possible
Aurelien Jarno
1
-5
/
+3
2011-01-15
target-sh4: correct use of ! and &
Aurelien Jarno
1
-2
/
+2
2011-01-14
target-sh4: use setcond when possible
Aurelien Jarno
1
-29
/
+27
2011-01-14
target-sh4: log instructions start in TCG code
Aurelien Jarno
1
-0
/
+4
2011-01-14
target-sh4: simplify comparisons after a 'and' op
Aurelien Jarno
1
-3
/
+3
2011-01-14
target-sh4: fix reset on r2d
Aurelien Jarno
2
-18
/
+16
2011-01-14
target-sh4: optimize exceptions
Aurelien Jarno
2
-15
/
+12
2011-01-14
target-sh4: add ftrv instruction
Aurelien Jarno
3
-0
/
+38
2011-01-14
target-sh4: add fipr instruction
Aurelien Jarno
3
-0
/
+33
2011-01-14
target-sh4: implement FPU exceptions
Aurelien Jarno
1
-22
/
+136
2011-01-14
target-sh4: implement flush-to-zero
Aurelien Jarno
2
-0
/
+2
2011-01-14
target-sh4: define FPSCR constants
Aurelien Jarno
3
-9
/
+37
2011-01-14
target-sh4: use default-NaN mode
Aurelien Jarno
1
-0
/
+1
2011-01-11
target-sh4: fix fpu disabled/illegal exception
Aurelien Jarno
1
-10
/
+18
2011-01-10
target-sh4: improve TLB
Aurelien Jarno
1
-21
/
+44
2011-01-09
target-sh4: implement writes to mmaped ITLB
Aurelien Jarno
2
-0
/
+21
[next]