index
:
~fziglio/qemu
master
virgl-spice
Qemu experimental branch
UNKNOWN
summary
refs
log
tree
commit
diff
log msg
author
committer
range
path:
root
/
target-ppc
Age
Commit message (
Expand
)
Author
Files
Lines
2007-09-11
Fix tb->size mishandling, by Daniel Jacobowitz.
ths
1
-1
/
+0
2007-07-12
Fix crash in set registers in PPC gdb-stub, by Jason Wessel.
ths
1
-4
/
+6
2007-07-12
Disable dead code.
ths
1
-1
/
+2
2007-07-11
Fix PPCEMB for 32bit hosts.
ths
2
-6
/
+6
2007-06-23
Spelling fixes, by Aurelien Jarno.
ths
2
-7
/
+7
2007-06-03
Move target-specific defines to the target directories.
ths
1
-0
/
+6
2007-06-03
Clean up of some target specifics in exec.c/cpu-exec.c.
ths
2
-4
/
+10
2007-05-27
Spelling fix (Mark Glines)
blueswir1
1
-5
/
+5
2007-04-24
Update PowerPC target status.
j_mayer
1
-2
/
+16
2007-04-24
Debug traces fixes.
j_mayer
1
-19
/
+20
2007-04-24
Code provision for new PowerPC embedded target support with:
j_mayer
8
-21
/
+26
2007-04-24
Improve PowerPC 405 MMU model / share more code for other embedded targets
j_mayer
5
-57
/
+111
2007-04-19
No functional changes:
j_mayer
2
-57
/
+73
2007-04-19
Duplicated SPR fix for BookE PowerPC by Guglielmo Morandin
j_mayer
1
-4
/
+0
2007-04-17
Move PowerPC 405 specific definitions into a separate file
j_mayer
1
-111
/
+109
2007-04-16
Add callbacks to allow dynamic change of PowerPC clocks (to be improved)
j_mayer
4
-15
/
+20
2007-04-16
Cleanup and add more PowerPC core definitions.
j_mayer
1
-1116
/
+1120
2007-04-16
PowerPC 4xx software driven TLB fixes + debug traces.
j_mayer
3
-39
/
+163
2007-04-16
Add reset callbacks for PowerPC CPU.
j_mayer
4
-62
/
+83
2007-04-16
Add bus model (or input pins) into PowerPC CPU flags.
j_mayer
3
-42
/
+116
2007-04-16
PowerPC emulation bugfixes:
j_mayer
1
-5
/
+7
2007-04-16
Fix a lot of debug traces for PowerPC emulation: use logfile instead of stdout
j_mayer
6
-22
/
+137
2007-04-14
Fix miscellaneous display warnings for PowerPC & alpha targets
j_mayer
2
-8
/
+10
2007-04-12
Add PowerPC 405 input pins (IRQ, resets, ...) model.
j_mayer
2
-11
/
+34
2007-04-12
Embedded PowerPC Device Control Registers infrastructure.
j_mayer
2
-7
/
+15
2007-04-09
Implement embedded IRQ controller for PowerPC 6xx/740 & 750.
j_mayer
3
-16
/
+81
2007-04-07
Unify IRQ handling.
pbrook
1
-0
/
+1
2007-04-07
PowerPC 64 fixes
j_mayer
1
-2
/
+2
2007-04-07
cpu_get_phys_page_debug should return target_phys_addr_t
j_mayer
1
-2
/
+2
2007-04-06
Fix for PowerPC 64 rotates.
j_mayer
1
-27
/
+35
2007-03-31
Support for PowerPC BookE exception model.
j_mayer
1
-49
/
+92
2007-03-31
Merge PowerPC 405 MMU model.
j_mayer
2
-50
/
+243
2007-03-31
As embedded PowerPC TLB model is very different from PowerPC 6xx ones,
j_mayer
2
-14
/
+26
2007-03-30
Fix rfi instruction: do not depend on current execution mode
j_mayer
4
-80
/
+196
2007-03-30
Fix / update PowerPC BookE definitions.
j_mayer
2
-43
/
+189
2007-03-30
New model for PowerPC CPU hardware interrupt events:
j_mayer
2
-0
/
+99
2007-03-28
Solaris host compilation fix by Shaddy Baddah.
j_mayer
1
-1
/
+1
2007-03-23
Add missing PowerPC 64 instructions
j_mayer
8
-14
/
+326
2007-03-23
Fix debug printf: we need different macros for target_ulong prints
j_mayer
4
-55
/
+65
2007-03-22
PowerPC improvments:
j_mayer
3
-25
/
+104
2007-03-22
PowerPC bugfixes:
j_mayer
5
-4
/
+110
2007-03-21
Fix compilation on 32 bits hosts (pb reported by Thiemo Seufer)
j_mayer
2
-4
/
+3
2007-03-20
PowerPC 2.03 SPE extension - first pass.
j_mayer
9
-146
/
+3050
2007-03-19
Define gen_intermediate_code_internal as "static inline".
ths
1
-2
/
+3
2007-03-18
As icbi is not a priviledge instruction and is treated as a load by the MMU
j_mayer
6
-55
/
+83
2007-03-17
Make it safe to use 64 bits GPR and/or 64 bits host registers.
j_mayer
9
-613
/
+3019
2007-03-07
Great PowerPC emulation code resynchronisation and improvments:
j_mayer
14
-2524
/
+7529
2007-01-31
siginfo fix for Darwin/Mac OS X, by Pierre d'Herbemont.
ths
1
-2
/
+1
2007-01-05
PPC32 Trace Exception and Trap instruction, by Jason Wessel.
ths
2
-2
/
+2
2006-12-23
Check ELF binaries for machine type and endianness.
ths
1
-0
/
+2
[next]