index
:
~fziglio/qemu
master
virgl-spice
Qemu experimental branch
UNKNOWN
summary
refs
log
tree
commit
diff
log msg
author
committer
range
Age
Commit message (
Expand
)
Author
Files
Lines
2019-01-03
target/mips: MXU: Add missing opcodes/decoding for LX* instructions
Aleksandar Markovic
1
-38
/
+102
2019-01-03
atomics: Set ATOMIC_REG_SIZE=8 for MIPS n32
Paul Burton
1
-2
/
+3
2019-01-03
MAINTAINERS: Add Aleksandar Rikalo as a reviewer for MIPS content
Aleksandar Markovic
1
-0
/
+9
2019-01-03
MAINTAINERS: target/mips: Reorder items alphabetically
Aleksandar Markovic
1
-5
/
+5
2019-01-03
MAINTAINERS: target/mips: Add filter for mips in email subjects
Aleksandar Markovic
1
-0
/
+1
2019-01-03
MAINTAINERS: target/mips: Add MIPS files under default-configs directory
Aleksandar Markovic
1
-0
/
+1
2019-01-03
Merge remote-tracking branch 'remotes/palmer/tags/riscv-for-master-3.2-part1'...
Peter Maydell
15
-43
/
+231
2019-01-03
Merge remote-tracking branch 'remotes/rth/tags/pull-tcg-20181226' into staging
Peter Maydell
19
-164
/
+2945
2018-12-26
tcg: Improve call argument loading
Richard Henderson
1
-1
/
+2
2018-12-26
tcg: Record register preferences during liveness
Richard Henderson
1
-32
/
+165
2018-12-26
tcg: Add TCG_OPF_BB_EXIT
Richard Henderson
3
-10
/
+16
2018-12-26
tcg: Split out more subroutines from liveness_pass_1
Richard Henderson
1
-12
/
+23
2018-12-26
tcg: Rename and adjust liveness_pass_1 helpers
Richard Henderson
1
-8
/
+5
2018-12-26
tcg: Reindent parts of liveness_pass_1
Richard Henderson
1
-67
/
+70
2018-12-26
tcg: Dump register preference info with liveness
Richard Henderson
2
-10
/
+37
2018-12-26
tcg: Improve register allocation for matching constraints
Richard Henderson
1
-12
/
+24
2018-12-26
tcg: Add output_pref to TCGOp
Richard Henderson
2
-7
/
+14
2018-12-26
tcg: Add preferred_reg argument to tcg_reg_alloc_do_movi
Richard Henderson
1
-4
/
+5
2018-12-26
tcg: Add preferred_reg argument to temp_sync
Richard Henderson
1
-8
/
+8
2018-12-26
tcg: Add preferred_reg argument to temp_load
Richard Henderson
1
-9
/
+9
2018-12-26
tcg: Add preferred_reg argument to tcg_reg_alloc
Richard Henderson
1
-22
/
+81
2018-12-26
tcg: Add reachable_code_pass
Richard Henderson
1
-0
/
+76
2018-12-26
tcg: Reference count labels
Richard Henderson
4
-1
/
+25
2018-12-26
tcg: Add TCG_CALL_NO_RETURN
Richard Henderson
3
-7
/
+29
2018-12-26
tcg: Renumber TCG_CALL_* flags
Richard Henderson
1
-3
/
+3
2018-12-26
linux-user: Add safe_syscall for riscv64 host
Richard Henderson
2
-0
/
+100
2018-12-26
disas/microblaze: Remove unused REG_SP macro
Richard Henderson
1
-1
/
+0
2018-12-26
configure: Add support for building RISC-V host
Alistair Francis
1
-2
/
+10
2018-12-26
disas: Add RISC-V support
Alistair Francis
1
-2
/
+8
2018-12-26
tcg: Add RISC-V cpu signal handler
Alistair Francis
1
-0
/
+75
2018-12-26
tcg/riscv: Add the target init code
Alistair Francis
1
-0
/
+31
2018-12-26
tcg/riscv: Add the prologue generation and register the JIT
Alistair Francis
1
-0
/
+111
2018-12-26
tcg/riscv: Add the out op decoder
Alistair Francis
1
-0
/
+496
2018-12-26
tcg/riscv: Add direct load and store instructions
Alistair Francis
1
-0
/
+158
2018-12-26
tcg/riscv: Add slowpath load and store instructions
Alistair Francis
1
-0
/
+256
2018-12-26
tcg/riscv: Add branch and jump instructions
Alistair Francis
1
-0
/
+145
2018-12-26
tcg/riscv: Add the add2 and sub2 instructions
Alistair Francis
1
-0
/
+55
2018-12-26
tcg/riscv: Add the out load and store instructions
Alistair Francis
1
-0
/
+65
2018-12-26
tcg/riscv: Add the extract instructions
Alistair Francis
1
-0
/
+34
2018-12-26
tcg/riscv: Add the mov and movi instruction
Alistair Francis
1
-0
/
+86
2018-12-26
tcg/riscv: Add the relocation functions
Alistair Francis
1
-0
/
+88
2018-12-26
tcg/riscv: Add the instruction emitters
Alistair Francis
1
-0
/
+48
2018-12-26
tcg/riscv: Add the immediate encoders
Alistair Francis
1
-0
/
+90
2018-12-26
tcg/riscv: Add support for the constraints
Alistair Francis
1
-0
/
+168
2018-12-26
tcg/riscv: Add the tcg target registers
Alistair Francis
1
-0
/
+118
2018-12-26
tcg/riscv: Add the tcg-target.h file
Alistair Francis
2
-1
/
+186
2018-12-26
exec: Add RISC-V GCC poison macro
Alistair Francis
1
-0
/
+1
2018-12-26
linux-user: Add host dependency for RISC-V 64-bit
Alistair Francis
2
-0
/
+12
2018-12-26
linux-user: Add host dependency for RISC-V 32-bit
Alistair Francis
2
-0
/
+12
2018-12-26
elf.h: Add the RISCV ELF magic numbers
Alistair Francis
1
-0
/
+55
[prev]
[next]