diff options
author | Paul Burton <paul.burton@imgtec.com> | 2016-06-27 16:19:09 +0100 |
---|---|---|
committer | Leon Alrae <leon.alrae@imgtec.com> | 2016-07-12 09:10:18 +0100 |
commit | 6ec98bd7b64ad75870c8e9d87a90fcd1a64b4942 (patch) | |
tree | a63c2698286ab25fbbe9b2615e4f26dfa5c80e53 /target-mips/translate.c | |
parent | 8f95ad1c79b4166350b982a6defe0e21faa04dac (diff) |
target-mips: add ASID mask field and replace magic values
Signed-off-by: Paul Burton <paul.burton@imgtec.com>
Signed-off-by: James Hogan <james.hogan@imgtec.com>
Signed-off-by: Leon Alrae <leon.alrae@imgtec.com>
Diffstat (limited to 'target-mips/translate.c')
-rw-r--r-- | target-mips/translate.c | 1 |
1 files changed, 1 insertions, 0 deletions
diff --git a/target-mips/translate.c b/target-mips/translate.c index c302fa3576..01510b38b1 100644 --- a/target-mips/translate.c +++ b/target-mips/translate.c @@ -20302,6 +20302,7 @@ void cpu_state_reset(CPUMIPSState *env) if (env->CP0_Config3 & (1 << CP0C3_CMGCR)) { env->CP0_CMGCRBase = 0x1fbf8000 >> 4; } + env->CP0_EntryHi_ASID_mask = 0xff; env->CP0_Status = (1 << CP0St_BEV) | (1 << CP0St_ERL); /* vectored interrupts not implemented, timer on int 7, no performance counters. */ |