1
2
3
4
5
6
7
8
9
10
11
12
13
14
15
16
17
18
19
20
21
22
23
24
25
26
27
28
29
30
31
32
33
34
35
36
37
38
39
40
41
42
43
44
45
46
47
48
49
50
51
52
53
54
55
56
57
58
59
60
61
62
63
64
65
66
67
68
69
70
71
72
73
74
75
76
77
78
79
80
81
82
83
84
85
86
87
88
89
90
91
92
93
94
95
96
97
98
99
100
101
102
103
104
105
106
107
108
109
110
111
112
113
114
115
116
117
118
119
120
121
122
123
124
125
126
127
128
129
130
131
132
133
134
135
136
137
138
139
140
141
142
143
144
145
146
147
148
149
150
151
152
153
154
155
156
157
158
159
160
161
162
163
164
165
166
167
168
169
170
171
172
173
174
175
176
177
178
179
180
181
182
183
184
185
186
187
188
189
190
191
192
193
194
195
196
197
198
199
200
201
202
203
204
205
206
207
208
209
210
211
212
213
214
215
216
217
218
219
220
221
222
223
224
225
226
227
228
229
230
231
232
233
234
235
236
237
238
239
240
241
242
243
244
245
246
247
248
249
250
251
252
253
254
255
256
257
258
259
260
261
262
263
264
265
266
|
/*
* Copyright © 2014 Intel Corporation
*
* Permission is hereby granted, free of charge, to any person obtaining a
* copy of this software and associated documentation files (the "Software"),
* to deal in the Software without restriction, including without limitation
* the rights to use, copy, modify, merge, publish, distribute, sublicense,
* and/or sell copies of the Software, and to permit persons to whom the
* Software is furnished to do so, subject to the following conditions:
*
* The above copyright notice and this permission notice (including the next
* paragraph) shall be included in all copies or substantial portions of the
* Software.
*
* THE SOFTWARE IS PROVIDED "AS IS", WITHOUT WARRANTY OF ANY KIND, EXPRESS OR
* IMPLIED, INCLUDING BUT NOT LIMITED TO THE WARRANTIES OF MERCHANTABILITY,
* FITNESS FOR A PARTICULAR PURPOSE AND NONINFRINGEMENT. IN NO EVENT SHALL
* THE AUTHORS OR COPYRIGHT HOLDERS BE LIABLE FOR ANY CLAIM, DAMAGES OR OTHER
* LIABILITY, WHETHER IN AN ACTION OF CONTRACT, TORT OR OTHERWISE, ARISING
* FROM, OUT OF OR IN CONNECTION WITH THE SOFTWARE OR THE USE OR OTHER DEALINGS
* IN THE SOFTWARE.
*
* Authors:
* Mika Kuoppala <mika.kuoppala@intel.com>
* Oscar Mateo <oscar.mateo@intel.com>
*
*/
#include "igt.h"
#include <limits.h>
#include <sys/types.h>
#include <sys/stat.h>
#include <fcntl.h>
#include "igt_sysfs.h"
#include "igt_debugfs.h"
#ifndef I915_PARAM_CMD_PARSER_VERSION
#define I915_PARAM_CMD_PARSER_VERSION 28
#endif
static int device = -1;
static int sysfs = -1;
static void test_sysfs_error_exists(void)
{
char *error;
error = igt_sysfs_get(sysfs, "error");
igt_assert(error);
free(error);
}
static void assert_entry(const char *s, bool expect)
{
char *error;
error = igt_sysfs_get(sysfs, "error");
igt_assert(error);
igt_assert_f(strcasecmp(error, s) != expect,
"contents of error: '%s' (expected %s '%s')\n",
error, expect ? "": "not", s);
free(error);
}
static void assert_error_state_clear(void)
{
assert_entry("no error state collected", true);
}
static void assert_error_state_collected(void)
{
assert_entry("no error state collected", false);
}
static void clear_error_state(void)
{
igt_sysfs_set(sysfs, "error", "");
}
static void test_error_state_basic(void)
{
int fd;
clear_error_state();
assert_error_state_clear();
/* Manually trigger a hang by request a reset */
fd = igt_debugfs_open("i915_wedged", O_WRONLY);
igt_ignore_warn(write(fd, "1\n", 2));
close(fd);
/* Wait for the error capture and gpu reset to complete */
gem_quiescent_gpu(device);
assert_error_state_collected();
clear_error_state();
assert_error_state_clear();
}
static FILE *open_error(void)
{
int fd;
fd = openat(sysfs, "error", O_RDONLY);
if (fd < 0)
return NULL;
return fdopen(fd, "r");
}
static bool uses_cmd_parser(void)
{
int parser_version = 0;
drm_i915_getparam_t gp;
gp.param = I915_PARAM_CMD_PARSER_VERSION;
gp.value = &parser_version;
drmIoctl(device, DRM_IOCTL_I915_GETPARAM, &gp);
return parser_version > 0;
}
static void check_error_state(const char *expected_ring_name,
uint64_t expected_offset,
const uint32_t *batch)
{
bool cmd_parser = uses_cmd_parser();
FILE *file = open_error();
char *line = NULL;
size_t line_size = 0;
while (getline(&line, &line_size, file) > 0) {
char *dashes;
uint32_t gtt_offset_upper, gtt_offset_lower;
int matched;
dashes = strstr(line, "---");
if (!dashes)
continue;
matched = sscanf(dashes, "--- gtt_offset = 0x%08x %08x\n",
>t_offset_upper, >t_offset_lower);
if (matched) {
char expected_line[128];
uint64_t gtt_offset;
int i;
strncpy(expected_line, line, dashes - line);
expected_line[dashes - line - 1] = '\0';
igt_assert(strstr(expected_line, expected_ring_name));
gtt_offset = gtt_offset_upper;
if (matched == 2) {
gtt_offset <<= 32;
gtt_offset |= gtt_offset_lower;
}
if (!cmd_parser)
igt_assert_eq_u64(gtt_offset, expected_offset);
for (i = 0; i < 1024; i++) {
igt_assert(getline(&line, &line_size, file) > 0);
if (line[0] == ':' || line[0] == '~')
break;
snprintf(expected_line, sizeof(expected_line),
"%08x : %08x",
4*i, batch[i]);
igt_assert(strstr(line, expected_line));
}
break;
}
}
free(line);
fclose(file);
}
static void test_error_state_capture(unsigned ring_id,
const char *ring_name)
{
uint32_t *batch;
igt_hang_t hang;
uint64_t offset;
igt_require(gem_has_ring(device, ring_id));
clear_error_state();
hang = igt_hang_ctx(device, 0, ring_id, HANG_ALLOW_CAPTURE, &offset);
batch = gem_mmap__cpu(device, hang.handle, 0, 4096, PROT_READ);
gem_set_domain(device, hang.handle, I915_GEM_DOMAIN_CPU, 0);
igt_post_hang_ring(device, hang);
check_error_state(ring_name, offset, batch);
munmap(batch, 4096);
}
/* This test covers the case where we end up in an uninitialised area of the
* ppgtt and keep executing through it. This is particularly relevant if 48b
* ppgtt is enabled because the ppgtt is massively bigger compared to the 32b
* case and it takes a lot more time to wrap, so the acthd can potentially keep
* increasing for a long time
*/
static void hangcheck_unterminated(void)
{
/* timeout needs to be greater than ~5*hangcheck */
int64_t timeout_ns = 100ull * NSEC_PER_SEC; /* 100 seconds */
struct drm_i915_gem_execbuffer2 execbuf;
struct drm_i915_gem_exec_object2 gem_exec;
uint32_t handle;
igt_require(gem_uses_full_ppgtt(device));
igt_require_hang_ring(device, 0);
handle = gem_create(device, 4096);
memset(&gem_exec, 0, sizeof(gem_exec));
gem_exec.handle = handle;
memset(&execbuf, 0, sizeof(execbuf));
execbuf.buffers_ptr = (uintptr_t)&gem_exec;
execbuf.buffer_count = 1;
gem_execbuf(device, &execbuf);
if (gem_wait(device, handle, &timeout_ns) != 0) {
/* need to manually trigger an hang to clean before failing */
igt_force_gpu_reset();
igt_assert_f(0, "unterminated batch did not trigger an hang!");
}
}
igt_main
{
const struct intel_execution_engine *e;
igt_skip_on_simulation();
igt_fixture {
int idx;
device = drm_open_driver(DRIVER_INTEL);
sysfs = igt_sysfs_open(device, &idx);
igt_assert(sysfs != -1);
}
igt_subtest("error-state-sysfs-entry")
test_sysfs_error_exists();
igt_subtest("error-state-basic")
test_error_state_basic();
for (e = intel_execution_engines; e->name; e++) {
if (e->exec_id == 0)
continue;
igt_subtest_f("error-state-capture-%s", e->name)
test_error_state_capture(e->exec_id | e->flags,
e->full_name);
}
igt_subtest("hangcheck-unterminated")
hangcheck_unterminated();
}
|