summaryrefslogtreecommitdiff
path: root/intel/intel_chipset.h
AgeCommit message (Expand)AuthorFilesLines
2018-01-11intel: Add more Coffeelake PCI IDsAnuj Phogat1-7/+23
2017-09-21intel: Change a KBL pci id to GT2 from GT1.5Anuj Phogat1-2/+2
2017-06-30intel/intel_chipset: Move IS_9XX below IS_GEN10.Rodrigo Vivi1-9/+9
2017-06-30intel: add GEN10 to IS_9XX.Paulo Zanoni1-1/+2
2017-06-30intel: Add Cannonlake PCI IDs for Y-skus.Rodrigo Vivi1-1/+15
2017-06-30intel: Add Cannonlake PCI IDs for U-skus.Rodrigo Vivi1-0/+13
2017-06-29intel: PCI Ids for U SKU in CFLAnusha Srivatsa1-1/+11
2017-06-29intel: PCI Ids for H SKU in CFLAnusha Srivatsa1-1/+7
2017-06-29intel: PCI Ids for S SKU in CFLAnusha Srivatsa1-1/+16
2016-11-18intel: Add Geminilake PCI IDsBen Widawsky1-3/+10
2016-06-29intel: Removing PCI IDs that are no longer listed as Kabylake.Rodrigo Vivi1-13/+3
2016-06-29intel: Add more Kabylake PCI IDs.Rodrigo Vivi1-4/+10
2016-04-27intel/skl: Add missing SKL PCI IDsMichał Winiarski1-8/+16
2016-03-02intel: Adding missing Broxton PCI IDs.Rodrigo Vivi1-1/+5
2016-01-06intel/kbl: Add Kabylake PCI idsRodrigo Vivi1-1/+56
2015-11-03intel: Cleanup SKL PCI ID definitions.Ben Widawsky1-18/+22
2015-11-03intel: Add SKL GT4 PCI IDsBen Widawsky1-4/+14
2015-05-18intel: Add the Broxton PCI IDsDamien Lespiau1-1/+10
2014-09-30intel/skl: Add SKL PCI idsDamien Lespiau1-1/+42
2014-04-29intel/chv: Add Cherryview PCI IDsVille Syrjälä1-1/+11
2013-11-07intel/bdw: Add broadwell chipset IDsBen Widawsky1-1/+21
2013-06-05intel: Adding more reserved PCI IDs for Haswell.Rodrigo Vivi1-3/+51
2013-06-05intel: Fix Haswell GT3 names.Rodrigo Vivi1-26/+27
2013-03-28intel: Fix Haswell CRW PCI IDs.Kenneth Graunke1-9/+9
2013-03-27intel_chipset: Fix up VLV confusionVille Syrjälä1-3/+3
2013-03-27intel_chipset: Use parens around macro argumentsVille Syrjälä1-155/+155
2013-02-11intel_chipset: Merge intel-gpu-tools chipsetsBen Widawsky1-75/+101
2013-02-02intel: add more VLV PCI IDsJesse Barnes1-1/+7
2012-09-13intel: add support for ValleyViewJesse Barnes1-1/+6
2012-08-08intel: add more Haswell PCI IDsPaulo Zanoni1-3/+65
2012-04-01intel: add Ivy Bridge GT2 server variantEugeni Dodonov1-1/+3
2012-03-22intel: Add some PCI IDs for Haswell.Kenneth Graunke1-5/+23
2011-12-29intel: intel: Add IS_GEN[567] macros.Eric Anholt1-1/+37
2011-12-29intel: Make intel_chipset handle devid directly.Eric Anholt1-36/+36
2010-03-02libdrm/intel: execbuf2 supportJesse Barnes1-1/+1
2010-02-25intel: Add initial support for Sandybridge, and clean up the #defines.Eric Anholt1-33/+57
2009-11-17Move libdrm/ up one levelKristian Høgsberg1-0/+77