summaryrefslogtreecommitdiff
diff options
context:
space:
mode:
authorKenneth Graunke <kenneth@whitecape.org>2016-11-21 00:11:57 -0800
committerKenneth Graunke <kenneth@whitecape.org>2016-12-14 14:59:06 -0800
commite0c1ec3b0965d573408536e6e17d41cd39f26616 (patch)
treeb2095616b65f34688900b1ea7f052bb8296f6398
parent000b563a1b57bcbf8ae3d45884dceb6be45cfe41 (diff)
genxml: Make Gen8 3DSTATE_DS SIMD8 enable work like Gen9+.
This will let us avoid ifdefs. Signed-off-by: Kenneth Graunke <kenneth@whitecape.org> Reviewed-by: Lionel Landwerlin <lionel.g.landwerlin@intel.com>
-rw-r--r--src/intel/genxml/gen8.xml5
1 files changed, 4 insertions, 1 deletions
diff --git a/src/intel/genxml/gen8.xml b/src/intel/genxml/gen8.xml
index ebaf73a54a..08ee7be3c1 100644
--- a/src/intel/genxml/gen8.xml
+++ b/src/intel/genxml/gen8.xml
@@ -1286,7 +1286,10 @@
<field name="Patch URB Entry Read Offset" start="196" end="201" type="uint"/>
<field name="Maximum Number of Threads" start="245" end="253" type="uint"/>
<field name="Statistics Enable" start="234" end="234" type="bool"/>
- <field name="SIMD8 Dispatch Enable" start="227" end="227" type="bool"/>
+ <field name="Dispatch Mode" start="227" end="227" type="uint" prefix="DISPATCH_MODE">
+ <value name="SIMD4X2" value="0"/>
+ <value name="SIMD8_SINGLE_PATCH" value="1"/>
+ </field>
<field name="Compute W Coordinate Enable" start="226" end="226" type="bool"/>
<field name="Cache Disable" start="225" end="225" type="bool"/>
<field name="Function Enable" start="224" end="224" type="bool"/>