index
:
~anholt/drm
X_4_0_1-20000711-merge
agpgart_2_0_branch
android
arb_timer_query
ati-4-0-0-branch
ati-4-0-1-branch
ati-4-0-2-branch
ati-4-1-0-branch
ati-4-1-1-branch
ati-5-0-0-branch
ati-5-0-1-branch
ati-pcigart-0-0-1-branch
ati-pcigart-1-0-0-branch
aub
batch
bsd-1-0-0-branch
bsd-1-0-1-branch
bsd-2-0-0-branch
bsd-3-0-0-branch
bsd-4-0-0-branch
cache-buckets
cairo-gl
cle266-0-0-1-branch
config-0-0-1-branch
dispatch-0-0-1-branch
dispatch-0-0-2-branch
dispatch-0-0-3-branch
dmx-0-1-branch
dmx-1-0-branch
dri2-swapbuffers
driinterface-0-0-1-branch
driinterface-0-0-2-branch
driinterface-0-0-3-branch
drm-filp-0-1-branch
drm-gem
drm-sman-branch
drm-ttm-0-2-branch
drm-ttm-branch
drm-ttm-cleanup-branch
drm-ttm-finalize
drmcommand-0-0-1-branch
drmfntbl-0-0-1
drmfntbl-0-0-2-branch
drmlib-0-0-1-branch
drmpci-0-0-1
execbuf2
full-0-0-1-branch
full-0-0-2-branch
gamma-1-0-0-branch
gamma-2-0-0-branch
geode-0-0-1-branch
glxmisc-1-0-0-branch
glxmisc-2-0-0-branch
glxmisc-3-0-0-branch
i865-agp-0-1-branch
i915-pageflip
i915-zone-rendering
i915tex-compat
import-1.1.1
intel-decode
intel-decode-gen7
intel-post-reloc
kms-pageflip
libdrm-1_0-branch
libdrm-2_0-branch
libdrm-2_3-branch
likely
m3-0-0-1-branch
mach64-0-0-0-branch
mach64-0-0-1-branch
mach64-0-0-2-branch
mach64-0-0-3-branch
mach64-0-0-3-dma-branch
mach64-0-0-4-branch
mach64-0-0-4-dma-branch
mach64-0-0-5-branch
mach64-0-0-6-branch
mach64-0-0-7-branch
master
mesa-3-5-branch
mesa-4-0-4-branch
mesa-4-0-branch
mesa-4-1-branch
mga-0-0-1-branch
mga-0-0-2-branch
mga-0-0-3-branch
mga-1-0-0-branch
mga-lock-debug-0-0-1-branch
mga-lock-debug-0-2-0-branch
mga-readpix-0-0-1-branch
mgadh-0-0-3-branch
modesetting-101
modesetting-101-hotplug
modesetting-dirty
modesetting-gem
modesetting-newttm
multihead-1-0-0-branch
newdrm-0-0-1-branch
newioctl-0.1
newmesa-0-0-1-branch
no-more-buckets
nouveau-1
nv-0-0-1-branch
ppc-1-0-0-branch
ppc-1-0-1-branch
pre-superioctl-branch
r200-0-1-branch
r200-0-2-branch
r200-stable-1-0-branch
r500-support
r6xx-r7xx-support
radeon-1-0-0-branch
reinit-0-0-1-branch
reloc-reset
s3virge-0-0-1-branch
sarea-1-0-0-branch
savage-0-0-1-branch
savage-1_0_0-branch
savage-2-0-0-branch
smt-0-0-1-branch
smt-0-0-1-stage2b
smt-0-0-2-branch
sse-1-0-0-branch
sse-1-0-1-branch
stable-1-0-branch
tcl-0-0-branch
tdfx-1-1
tdfx-2-0-branch
tdfx-2-1-branch
tdfx-3-0-0-branch
tdfx-3-1-0-branch
tdlabs-0-0-1-branch
texmem-0-0-1
texmem-1.0
trident-0-0-1-branch
trident-0-0-2-branch
ttm-vram-0-1-branch
vblank
vblank-event
vblank-rework
vc4-android
vc4-label
video-1-0-0-branch
xc_4_0_1-20000711-merge
xgi-0-0-1
xgi-0-0-2
xv845g-0-1-branch
Unnamed repository; edit this file to name it for gitweb.
anholt
summary
refs
log
tree
commit
diff
log msg
author
committer
range
path:
root
/
shared-core
/
nouveau_fifo.c
Age
Commit message (
Expand
)
Author
Files
Lines
2007-03-26
nouveau: move card initialisation into the drm
Ben Skeggs
1
-45
/
+8
2007-03-23
nouveau: rework nouveau_fifo_alloc() so the drm can create internal FIFOs
Ben Skeggs
1
-81
/
+72
2007-03-23
nouveau: remove unused cruft
Ben Skeggs
1
-15
/
+0
2007-03-21
nouveau: support multiple channels per client (breaks drm interface)
Ben Skeggs
1
-7
/
+8
2007-03-13
nouveau: make sure cmdbuf object gets destroyed
Ben Skeggs
1
-18
/
+29
2007-03-13
nouveau: associate all created objects with a channel + cleanups
Ben Skeggs
1
-3
/
+6
2007-03-11
nouveau: PUT,GET, not 2xPUT
Patrice Mandin
1
-1
/
+1
2007-02-28
nouveau: intrusive drm interface changes
Ben Skeggs
1
-4
/
+5
2007-02-14
nouveau: fix the build on big endian (thanks CyberFoxx)
Stephane Marchesin
1
-6
/
+6
2007-02-06
nouveau: more work on the nv04 context switch code.
Stephane Marchesin
1
-7
/
+12
2007-02-03
nouveau: and of course, I was missing the last nv04 piece.
Stephane Marchesin
1
-0
/
+1
2007-02-03
nouveau: rename registers to their proper names.
Stephane Marchesin
1
-141
/
+152
2007-01-25
nouveau: simplify and fix BIG_ENDIAN flags
Patrice Mandin
1
-27
/
+21
2007-01-18
nouveau: Remove write to CTX_SIZE. This gives us proper nv3x PGRAPH switching.
Jeremy Kolb
1
-5
/
+0
2007-01-17
nouveau: Try to get nv35 pgraph switching working. Doesn't quite yet.
Jeremy Kolb
1
-1
/
+1
2007-01-13
nouveau: nv20 graph ctx switch.
Matthieu Castet
1
-7
/
+21
2007-01-13
nouveau: first step to make graph ctx works
Matthieu Castet
1
-3
/
+3
2007-01-12
nouveau : remove useless init : we clear RAMIN before
Matthieu Castet
1
-3
/
+0
2007-01-12
nouveau: get nv30 context switching to work.
Jeremy Kolb
1
-37
/
+102
2007-01-08
nouveau: avoid allocating vram that's used as instance memory.
Ben Skeggs
1
-8
/
+4
2007-01-05
Merge branch 'master' of git+ssh://matc@git.freedesktop.org/git/mesa/drm/
Matthieu Castet
1
-11
/
+12
2007-01-05
Add basic pgraph context for nv10.
Matthieu Castet
1
-0
/
+1
2007-01-05
Cleanup the nv04 fifo code a bit.
Stephane Marchesin
1
-11
/
+12
2007-01-02
nouveau: oops, forgot to free RAMIN..
Ben Skeggs
1
-0
/
+3
2007-01-02
nouveau: Hook up grctx code for NV4x.
Ben Skeggs
1
-6
/
+24
2007-01-02
nouveau: Only clobber PFIFO if no channels are already alloc'd
Ben Skeggs
1
-31
/
+45
2006-12-26
nouveau: Alloc cmdbuf for each channel individually
Ben Skeggs
1
-65
/
+42
2006-12-21
nouveau: save/restore endianness flag on FIFO switch
Ben Skeggs
1
-2
/
+8
2006-12-12
Port remaining NV4 RAMIN access from the ddx into the drm.
Ben Skeggs
1
-1
/
+12
2006-12-03
Merge the pciid work.
Stephane Marchesin
1
-13
/
+28
2006-11-30
Use nouveau_mem.c to allocate RAMIN.
Ben Skeggs
1
-0
/
+8
2006-11-30
Wrap access to objects in RAMIN.
Ben Skeggs
1
-4
/
+7
2006-11-28
For nv10, bit 16 of RAMFC need to be set for 64 bytes fifo context.
Matthieu Castet
1
-6
/
+21
2006-11-18
Only return FIFO number if the FIFO is marked as in use..
Ben Skeggs
1
-1
/
+1
2006-11-18
Check some return vals, fixes a couple of oopses.
Ben Skeggs
1
-0
/
+4
2006-11-17
Dump some useful info when a PGRAPH error occurs.
Ben Skeggs
1
-1
/
+1
2006-11-14
Completely untested NV10/20/30 FIFO context switching changes.
Ben Skeggs
1
-37
/
+71
2006-11-14
Restructure initialisation a bit.
Ben Skeggs
1
-64
/
+113
2006-11-14
Hack around yet another "X restart borkage without nouveau.ko reload" problem.
Ben Skeggs
1
-1
/
+6
2006-11-06
fixup fifo size so it is page aligned
Dave Airlie
1
-1
/
+1
2006-10-18
Remove hack which delays activation of a additional channel. The previously ...
Ben Skeggs
1
-5
/
+39
2006-10-17
NV40: *Now* fifo ctx switching works for me..
Ben Skeggs
1
-2
/
+5
2006-10-17
NV40: FIFO context switching now WorksForMe(tm)
Ben Skeggs
1
-5
/
+20
2006-10-17
Setup NV40 RAMFC (in wrong location.. but anyway), rearrange the RAMFC setup ...
Ben Skeggs
1
-45
/
+79
2006-10-14
Again more work on context switches. They work, sometimes. And when they do t...
Stephane Marchesin
1
-7
/
+20
2006-10-14
Add the missing breaks.
Stephane Marchesin
1
-0
/
+2
2006-10-13
Fix the fifo context size on nv10, nv20 and nv30.
Stephane Marchesin
1
-4
/
+16
2006-10-14
Fix some randomness in activating a second channel on NV40 (odd GET/PUT vals)...
Ben Skeggs
1
-0
/
+8
2006-10-12
Still more work on the context switching code.
Stephane Marchesin
1
-2
/
+2
2006-10-12
More work on the context switch code. Still doesn't work. I'm mostly convince...
Stephane Marchesin
1
-27
/
+43
[next]